• Home
  • Raw
  • Download

Lines Matching refs:Binary

91     void emitWordLE(unsigned Binary);
92 void emitDWordLE(uint64_t Binary);
255 uint32_t Binary; in getAddrModeImm12OpValue() local
256 Binary = Imm12 & 0xfff; in getAddrModeImm12OpValue()
258 Binary |= (1 << 12); in getAddrModeImm12OpValue()
259 Binary |= (Reg << 13); in getAddrModeImm12OpValue()
260 return Binary; in getAddrModeImm12OpValue()
306 uint32_t Binary = Imm12 & 0xfff; in getAddrMode5OpValue() local
308 Binary |= (1 << 12); in getAddrMode5OpValue()
309 Binary |= (Reg << 13); in getAddrMode5OpValue()
310 return Binary; in getAddrMode5OpValue()
517 void ARMCodeEmitter::emitWordLE(unsigned Binary) { in emitWordLE() argument
519 errs().write_hex(Binary) << "\n"); in emitWordLE()
520 MCE.emitWordLE(Binary); in emitWordLE()
523 void ARMCodeEmitter::emitDWordLE(uint64_t Binary) { in emitDWordLE() argument
525 errs().write_hex(Binary) << "\n"); in emitDWordLE()
526 MCE.emitDWordLE(Binary); in emitDWordLE()
690 unsigned Binary = 0x30 << 20; // mov: Insts{27-20} = 0b00110000 in emitMOVi32immInstruction() local
695 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMOVi32immInstruction()
698 Binary |= getMachineOpValue(MI, MO0) << ARMII::RegRdShift; in emitMOVi32immInstruction()
701 Binary |= Lo16 & 0xFFF; // Insts{11-0} = imm12 in emitMOVi32immInstruction()
702 Binary |= ((Lo16 >> 12) & 0xF) << 16; // Insts{19-16} = imm4 in emitMOVi32immInstruction()
703 emitWordLE(Binary); in emitMOVi32immInstruction()
707 Binary = 0x34 << 20; // movt: Insts{27-20} = 0b00110100 in emitMOVi32immInstruction()
710 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMOVi32immInstruction()
713 Binary |= getMachineOpValue(MI, MO0) << ARMII::RegRdShift; in emitMOVi32immInstruction()
716 Binary |= Hi16 & 0xFFF; in emitMOVi32immInstruction()
717 Binary |= ((Hi16 >> 12) & 0xF) << 16; in emitMOVi32immInstruction()
718 emitWordLE(Binary); in emitMOVi32immInstruction()
730 unsigned Binary = 0xd << 21; // mov: Insts{24-21} = 0b1101 in emitMOVi2piecesInstruction() local
733 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMOVi2piecesInstruction()
736 Binary |= getMachineOpValue(MI, MO0) << ARMII::RegRdShift; in emitMOVi2piecesInstruction()
740 Binary |= 1 << ARMII::I_BitShift; in emitMOVi2piecesInstruction()
741 Binary |= getMachineSoImmOpValue(V1); in emitMOVi2piecesInstruction()
742 emitWordLE(Binary); in emitMOVi2piecesInstruction()
745 Binary = 0xc << 21; // orr: Insts{24-21} = 0b1100 in emitMOVi2piecesInstruction()
748 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMOVi2piecesInstruction()
751 Binary |= getMachineOpValue(MI, MO0) << ARMII::RegRdShift; in emitMOVi2piecesInstruction()
754 Binary |= getMachineOpValue(MI, MO0) << ARMII::RegRnShift; in emitMOVi2piecesInstruction()
758 Binary |= 1 << ARMII::I_BitShift; in emitMOVi2piecesInstruction()
759 Binary |= getMachineSoImmOpValue(V2); in emitMOVi2piecesInstruction()
760 emitWordLE(Binary); in emitMOVi2piecesInstruction()
769 unsigned Binary = 0x4 << 21; // add: Insts{24-21} = 0b0100 in emitLEApcrelJTInstruction() local
772 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitLEApcrelJTInstruction()
775 Binary |= getAddrModeSBit(MI, MCID); in emitLEApcrelJTInstruction()
778 Binary |= getMachineOpValue(MI, 0) << ARMII::RegRdShift; in emitLEApcrelJTInstruction()
781 Binary |= II->getRegisterInfo().getEncodingValue(ARM::PC) << ARMII::RegRnShift; in emitLEApcrelJTInstruction()
784 Binary |= 1 << ARMII::I_BitShift; in emitLEApcrelJTInstruction()
787 emitWordLE(Binary); in emitLEApcrelJTInstruction()
794 unsigned Binary = getBinaryCodeForInstr(MI); in emitPseudoMoveInstruction() local
797 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitPseudoMoveInstruction()
801 Binary |= 1 << ARMII::S_BitShift; in emitPseudoMoveInstruction()
804 Binary |= getMachineOpValue(MI, 0) << ARMII::RegRdShift; in emitPseudoMoveInstruction()
811 Binary |= 0x6 << 4; in emitPseudoMoveInstruction()
815 Binary |= (0x2 << 4) | (1 << 7); in emitPseudoMoveInstruction()
819 Binary |= (0x4 << 4) | (1 << 7); in emitPseudoMoveInstruction()
824 Binary |= getMachineOpValue(MI, 1); in emitPseudoMoveInstruction()
826 emitWordLE(Binary); in emitPseudoMoveInstruction()
843 unsigned Binary = 0x01a0e00f; in emitPseudoInstruction() local
844 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitPseudoInstruction()
845 emitWordLE(Binary); in emitPseudoInstruction()
923 unsigned Binary = getMachineOpValue(MI, MO); in getMachineSoRegOpValue() local
961 Binary |= SBits << 4; in getMachineSoRegOpValue()
963 return Binary; in getMachineSoRegOpValue()
969 return Binary | (II->getRegisterInfo().getEncodingValue(Rs) << ARMII::RegRsShift); in getMachineSoRegOpValue()
973 return Binary | ARM_AM::getSORegOffset(MO2.getImm()) << 7; in getMachineSoRegOpValue()
981 unsigned Binary = (ARM_AM::getSOImmValRot((unsigned)SoImmVal) >> 1) in getMachineSoImmOpValue() local
985 Binary |= ARM_AM::getSOImmValImm((unsigned)SoImmVal); in getMachineSoImmOpValue()
986 return Binary; in getMachineSoImmOpValue()
1005 unsigned Binary = getBinaryCodeForInstr(MI); in emitDataProcessingInstruction() local
1008 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitDataProcessingInstruction()
1011 Binary |= getAddrModeSBit(MI, MCID); in emitDataProcessingInstruction()
1017 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdShift; in emitDataProcessingInstruction()
1020 Binary |= (II->getRegisterInfo().getEncodingValue(ImplicitRd) << ARMII::RegRdShift); in emitDataProcessingInstruction()
1027 Binary |= Lo16 & 0xFFF; in emitDataProcessingInstruction()
1028 Binary |= ((Lo16 >> 12) & 0xF) << 16; in emitDataProcessingInstruction()
1029 emitWordLE(Binary); in emitDataProcessingInstruction()
1034 Binary |= Hi16 & 0xFFF; in emitDataProcessingInstruction()
1035 Binary |= ((Hi16 >> 12) & 0xF) << 16; in emitDataProcessingInstruction()
1036 emitWordLE(Binary); in emitDataProcessingInstruction()
1043 Binary |= (msb & 0x1F) << 16; in emitDataProcessingInstruction()
1044 Binary |= (lsb & 0x1F) << 7; in emitDataProcessingInstruction()
1045 emitWordLE(Binary); in emitDataProcessingInstruction()
1049 Binary |= getMachineOpValue(MI, OpIdx++); in emitDataProcessingInstruction()
1055 Binary |= (widthm1 & 0x1F) << 16; in emitDataProcessingInstruction()
1056 Binary |= (lsb & 0x1F) << 7; in emitDataProcessingInstruction()
1057 emitWordLE(Binary); in emitDataProcessingInstruction()
1070 Binary |= (II->getRegisterInfo().getEncodingValue(ImplicitRn) << ARMII::RegRnShift); in emitDataProcessingInstruction()
1072 Binary |= getMachineOpValue(MI, OpIdx) << ARMII::RegRnShift; in emitDataProcessingInstruction()
1081 emitWordLE(Binary | getMachineSoRegOpValue(MI, MCID, MO, OpIdx)); in emitDataProcessingInstruction()
1087 emitWordLE(Binary | II->getRegisterInfo().getEncodingValue(MO.getReg())); in emitDataProcessingInstruction()
1092 Binary |= getMachineSoImmOpValue((unsigned)MO.getImm()); in emitDataProcessingInstruction()
1094 emitWordLE(Binary); in emitDataProcessingInstruction()
1105 unsigned Binary = getBinaryCodeForInstr(MI); in emitLoadStoreInstruction() local
1110 emitWordLE(Binary); in emitLoadStoreInstruction()
1115 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitLoadStoreInstruction()
1130 Binary |= (II->getRegisterInfo().getEncodingValue(ImplicitRd) << ARMII::RegRdShift); in emitLoadStoreInstruction()
1132 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdShift; in emitLoadStoreInstruction()
1137 Binary |= (II->getRegisterInfo().getEncodingValue(ImplicitRn) << ARMII::RegRnShift); in emitLoadStoreInstruction()
1139 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRnShift; in emitLoadStoreInstruction()
1150 Binary |= ((ARM_AM::getAM2Op(AM2Opc) == ARM_AM::add ? 1 : 0) << in emitLoadStoreInstruction()
1155 Binary |= ARM_AM::getAM2Offset(AM2Opc); in emitLoadStoreInstruction()
1156 emitWordLE(Binary); in emitLoadStoreInstruction()
1161 Binary |= 1 << ARMII::I_BitShift; in emitLoadStoreInstruction()
1164 Binary |= II->getRegisterInfo().getEncodingValue(MO2.getReg()); in emitLoadStoreInstruction()
1169 Binary |= getShiftOp(AM2Opc) << ARMII::ShiftImmShift; // shift in emitLoadStoreInstruction()
1170 Binary |= ShImm << ARMII::ShiftShift; // shift_immed in emitLoadStoreInstruction()
1173 emitWordLE(Binary); in emitLoadStoreInstruction()
1183 unsigned Binary = getBinaryCodeForInstr(MI); in emitMiscLoadStoreInstruction() local
1186 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMiscLoadStoreInstruction()
1199 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdShift; in emitMiscLoadStoreInstruction()
1208 Binary |= (II->getRegisterInfo().getEncodingValue(ImplicitRn) << ARMII::RegRnShift); in emitMiscLoadStoreInstruction()
1210 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRnShift; in emitMiscLoadStoreInstruction()
1221 Binary |= ((ARM_AM::getAM3Op(AM3Opc) == ARM_AM::add ? 1 : 0) << in emitMiscLoadStoreInstruction()
1227 Binary |= II->getRegisterInfo().getEncodingValue(MO2.getReg()); in emitMiscLoadStoreInstruction()
1228 emitWordLE(Binary); in emitMiscLoadStoreInstruction()
1233 Binary |= 1 << ARMII::AM3_I_BitShift; in emitMiscLoadStoreInstruction()
1236 Binary |= (ImmOffs >> 4) << ARMII::ImmHiShift; // immedH in emitMiscLoadStoreInstruction()
1237 Binary |= (ImmOffs & 0xF); // immedL in emitMiscLoadStoreInstruction()
1240 emitWordLE(Binary); in emitMiscLoadStoreInstruction()
1244 unsigned Binary = 0; in getAddrModeUPBits() local
1254 case ARM_AM::db: Binary |= 0x1 << ARMII::P_BitShift; break; in getAddrModeUPBits()
1255 case ARM_AM::ia: Binary |= 0x1 << ARMII::U_BitShift; break; in getAddrModeUPBits()
1256 case ARM_AM::ib: Binary |= 0x3 << ARMII::U_BitShift; break; in getAddrModeUPBits()
1259 return Binary; in getAddrModeUPBits()
1267 unsigned Binary = getBinaryCodeForInstr(MI); in emitLoadStoreMultipleInstruction() local
1270 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitLoadStoreMultipleInstruction()
1278 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRnShift; in emitLoadStoreMultipleInstruction()
1282 Binary |= getAddrModeUPBits(ARM_AM::getAM4SubMode(Mode)); in emitLoadStoreMultipleInstruction()
1286 Binary |= 0x1 << ARMII::W_BitShift; in emitLoadStoreMultipleInstruction()
1296 Binary |= 0x1 << RegNum; in emitLoadStoreMultipleInstruction()
1299 emitWordLE(Binary); in emitLoadStoreMultipleInstruction()
1306 unsigned Binary = getBinaryCodeForInstr(MI); in emitMulFrmInstruction() local
1309 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMulFrmInstruction()
1312 Binary |= getAddrModeSBit(MI, MCID); in emitMulFrmInstruction()
1318 Binary |= getMachineOpValue (MI, OpIdx++) << ARMII::RegRdLoShift; in emitMulFrmInstruction()
1321 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdHiShift; in emitMulFrmInstruction()
1324 Binary |= getMachineOpValue(MI, OpIdx++); in emitMulFrmInstruction()
1327 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRsShift; in emitMulFrmInstruction()
1334 Binary |= getMachineOpValue(MI, OpIdx) << ARMII::RegRdLoShift; in emitMulFrmInstruction()
1336 emitWordLE(Binary); in emitMulFrmInstruction()
1343 unsigned Binary = getBinaryCodeForInstr(MI); in emitExtendInstruction() local
1346 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitExtendInstruction()
1351 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdShift; in emitExtendInstruction()
1358 Binary |= getMachineOpValue(MI, MO1) << ARMII::RegRnShift; in emitExtendInstruction()
1361 Binary |= getMachineOpValue(MI, MO2); in emitExtendInstruction()
1364 Binary |= getMachineOpValue(MI, MO1); in emitExtendInstruction()
1371 Binary |= (getMachineOpValue(MI, OpIdx) / 8) << ARMII::ExtRotImmShift; in emitExtendInstruction()
1373 emitWordLE(Binary); in emitExtendInstruction()
1380 unsigned Binary = getBinaryCodeForInstr(MI); in emitMiscArithInstruction() local
1383 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMiscArithInstruction()
1387 emitWordLE(Binary); in emitMiscArithInstruction()
1394 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRdShift; in emitMiscArithInstruction()
1401 Binary |= getMachineOpValue(MI, MO); in emitMiscArithInstruction()
1402 emitWordLE(Binary); in emitMiscArithInstruction()
1407 Binary |= getMachineOpValue(MI, MO) << ARMII::RegRnShift; in emitMiscArithInstruction()
1410 Binary |= getMachineOpValue(MI, OpIdx++); in emitMiscArithInstruction()
1420 Binary |= ShiftAmt << ARMII::ShiftShift; in emitMiscArithInstruction()
1422 emitWordLE(Binary); in emitMiscArithInstruction()
1429 unsigned Binary = getBinaryCodeForInstr(MI); in emitSaturateInstruction() local
1432 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitSaturateInstruction()
1435 Binary |= getMachineOpValue(MI, 0) << ARMII::RegRdShift; in emitSaturateInstruction()
1445 Binary |= Pos << 16; in emitSaturateInstruction()
1448 Binary |= getMachineOpValue(MI, 2); in emitSaturateInstruction()
1455 Binary |= (1 << 6); in emitSaturateInstruction()
1460 Binary |= ShiftAmt << ARMII::ShiftShift; in emitSaturateInstruction()
1463 emitWordLE(Binary); in emitSaturateInstruction()
1474 unsigned Binary = getBinaryCodeForInstr(MI); in emitBranchInstruction() local
1477 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitBranchInstruction()
1480 Binary |= getMachineOpValue(MI, 0); in emitBranchInstruction()
1482 emitWordLE(Binary); in emitBranchInstruction()
1529 unsigned Binary = getBinaryCodeForInstr(MI); in emitMiscBranchInstruction() local
1532 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitMiscBranchInstruction()
1536 Binary |= II->getRegisterInfo().getEncodingValue(ARM::LR); in emitMiscBranchInstruction()
1539 Binary |= getMachineOpValue(MI, 0); in emitMiscBranchInstruction()
1541 emitWordLE(Binary); in emitMiscBranchInstruction()
1547 unsigned Binary = 0; in encodeVFPRd() local
1551 Binary |= RegD << ARMII::RegRdShift; in encodeVFPRd()
1553 Binary |= ((RegD & 0x1E) >> 1) << ARMII::RegRdShift; in encodeVFPRd()
1554 Binary |= (RegD & 0x01) << ARMII::D_BitShift; in encodeVFPRd()
1556 return Binary; in encodeVFPRd()
1562 unsigned Binary = 0; in encodeVFPRn() local
1566 Binary |= RegN << ARMII::RegRnShift; in encodeVFPRn()
1568 Binary |= ((RegN & 0x1E) >> 1) << ARMII::RegRnShift; in encodeVFPRn()
1569 Binary |= (RegN & 0x01) << ARMII::N_BitShift; in encodeVFPRn()
1571 return Binary; in encodeVFPRn()
1577 unsigned Binary = 0; in encodeVFPRm() local
1581 Binary |= RegM; in encodeVFPRm()
1583 Binary |= ((RegM & 0x1E) >> 1); in encodeVFPRm()
1584 Binary |= (RegM & 0x01) << ARMII::M_BitShift; in encodeVFPRm()
1586 return Binary; in encodeVFPRm()
1593 unsigned Binary = getBinaryCodeForInstr(MI); in emitVFPArithInstruction() local
1596 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitVFPArithInstruction()
1599 assert((Binary & ARMII::D_BitShift) == 0 && in emitVFPArithInstruction()
1600 (Binary & ARMII::N_BitShift) == 0 && in emitVFPArithInstruction()
1601 (Binary & ARMII::M_BitShift) == 0 && "VFP encoding bug!"); in emitVFPArithInstruction()
1604 Binary |= encodeVFPRd(MI, OpIdx++); in emitVFPArithInstruction()
1612 Binary |= encodeVFPRn(MI, OpIdx++); in emitVFPArithInstruction()
1618 emitWordLE(Binary); in emitVFPArithInstruction()
1623 Binary |= encodeVFPRm(MI, OpIdx); in emitVFPArithInstruction()
1625 emitWordLE(Binary); in emitVFPArithInstruction()
1633 unsigned Binary = getBinaryCodeForInstr(MI); in emitVFPConversionInstruction() local
1636 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitVFPConversionInstruction()
1644 Binary |= encodeVFPRd(MI, 0); in emitVFPConversionInstruction()
1648 Binary |= encodeVFPRn(MI, 0); in emitVFPConversionInstruction()
1652 Binary |= encodeVFPRm(MI, 0); in emitVFPConversionInstruction()
1660 Binary |= encodeVFPRm(MI, 1); in emitVFPConversionInstruction()
1665 Binary |= encodeVFPRn(MI, 1); in emitVFPConversionInstruction()
1670 Binary |= encodeVFPRd(MI, 1); in emitVFPConversionInstruction()
1676 Binary |= encodeVFPRn(MI, 2); in emitVFPConversionInstruction()
1679 Binary |= encodeVFPRm(MI, 2); in emitVFPConversionInstruction()
1681 emitWordLE(Binary); in emitVFPConversionInstruction()
1686 unsigned Binary = getBinaryCodeForInstr(MI); in emitVFPLoadStoreInstruction() local
1689 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitVFPLoadStoreInstruction()
1694 Binary |= encodeVFPRd(MI, OpIdx++); in emitVFPLoadStoreInstruction()
1698 Binary |= getMachineOpValue(MI, Base) << ARMII::RegRnShift; in emitVFPLoadStoreInstruction()
1705 Binary |= 1 << ARMII::U_BitShift; in emitVFPLoadStoreInstruction()
1706 Binary |= ImmOffs; in emitVFPLoadStoreInstruction()
1707 emitWordLE(Binary); in emitVFPLoadStoreInstruction()
1713 Binary |= 1 << ARMII::U_BitShift; in emitVFPLoadStoreInstruction()
1715 emitWordLE(Binary); in emitVFPLoadStoreInstruction()
1724 unsigned Binary = getBinaryCodeForInstr(MI); in emitVFPLoadStoreMultipleInstruction() local
1727 Binary |= II->getPredicate(&MI) << ARMII::CondShift; in emitVFPLoadStoreMultipleInstruction()
1735 Binary |= getMachineOpValue(MI, OpIdx++) << ARMII::RegRnShift; in emitVFPLoadStoreMultipleInstruction()
1739 Binary |= getAddrModeUPBits(ARM_AM::getAM4SubMode(Mode)); in emitVFPLoadStoreMultipleInstruction()
1743 Binary |= 0x1 << ARMII::W_BitShift; in emitVFPLoadStoreMultipleInstruction()
1746 Binary |= encodeVFPRd(MI, OpIdx+2); in emitVFPLoadStoreMultipleInstruction()
1758 if(Binary & 0x100) in emitVFPLoadStoreMultipleInstruction()
1759 Binary |= NumRegs * 2; in emitVFPLoadStoreMultipleInstruction()
1761 Binary |= NumRegs; in emitVFPLoadStoreMultipleInstruction()
1763 emitWordLE(Binary); in emitVFPLoadStoreMultipleInstruction()
1769 unsigned Binary = 0; in encodeNEONRd() local
1771 Binary |= (RegD & 0xf) << ARMII::RegRdShift; in encodeNEONRd()
1772 Binary |= ((RegD >> 4) & 1) << ARMII::D_BitShift; in encodeNEONRd()
1773 return Binary; in encodeNEONRd()
1779 unsigned Binary = 0; in encodeNEONRn() local
1781 Binary |= (RegN & 0xf) << ARMII::RegRnShift; in encodeNEONRn()
1782 Binary |= ((RegN >> 4) & 1) << ARMII::N_BitShift; in encodeNEONRn()
1783 return Binary; in encodeNEONRn()
1789 unsigned Binary = 0; in encodeNEONRm() local
1791 Binary |= (RegM & 0xf); in encodeNEONRm()
1792 Binary |= ((RegM >> 4) & 1) << ARMII::M_BitShift; in encodeNEONRm()
1793 return Binary; in encodeNEONRm()
1798 static unsigned convertNEONDataProcToThumb(unsigned Binary) { in convertNEONDataProcToThumb() argument
1799 assert((Binary & 0xfe000000) == 0xf2000000 && in convertNEONDataProcToThumb()
1801 unsigned UBit = (Binary >> 24) & 1; in convertNEONDataProcToThumb()
1802 return 0xef000000 | (UBit << 28) | (Binary & 0xffffff); in convertNEONDataProcToThumb()
1806 unsigned Binary = getBinaryCodeForInstr(MI); in emitNEONLaneInstruction() local
1821 Binary |= (IsThumb ? ARMCC::AL : II->getPredicate(&MI)) << ARMII::CondShift; in emitNEONLaneInstruction()
1825 Binary |= (RegT << ARMII::RegRdShift); in emitNEONLaneInstruction()
1826 Binary |= encodeNEONRn(MI, RegNOpIdx); in emitNEONLaneInstruction()
1829 if ((Binary & (1 << 22)) != 0) in emitNEONLaneInstruction()
1831 else if ((Binary & (1 << 5)) != 0) in emitNEONLaneInstruction()
1840 Binary |= (Opc1 << 21); in emitNEONLaneInstruction()
1841 Binary |= (Opc2 << 5); in emitNEONLaneInstruction()
1843 emitWordLE(Binary); in emitNEONLaneInstruction()
1847 unsigned Binary = getBinaryCodeForInstr(MI); in emitNEONDupInstruction() local
1850 Binary |= (IsThumb ? ARMCC::AL : II->getPredicate(&MI)) << ARMII::CondShift; in emitNEONDupInstruction()
1854 Binary |= (RegT << ARMII::RegRdShift); in emitNEONDupInstruction()
1855 Binary |= encodeNEONRn(MI, 0); in emitNEONDupInstruction()
1856 emitWordLE(Binary); in emitNEONDupInstruction()
1860 unsigned Binary = getBinaryCodeForInstr(MI); in emitNEON1RegModImmInstruction() local
1862 Binary |= encodeNEONRd(MI, 0); in emitNEON1RegModImmInstruction()
1870 Binary |= (I << 24) | (Imm3 << 16) | (Cmode << 8) | (Op << 5) | Imm4; in emitNEON1RegModImmInstruction()
1872 Binary = convertNEONDataProcToThumb(Binary); in emitNEON1RegModImmInstruction()
1873 emitWordLE(Binary); in emitNEON1RegModImmInstruction()
1878 unsigned Binary = getBinaryCodeForInstr(MI); in emitNEON2RegInstruction() local
1881 Binary |= encodeNEONRd(MI, OpIdx++); in emitNEON2RegInstruction()
1884 Binary |= encodeNEONRm(MI, OpIdx); in emitNEON2RegInstruction()
1886 Binary = convertNEONDataProcToThumb(Binary); in emitNEON2RegInstruction()
1888 emitWordLE(Binary); in emitNEON2RegInstruction()
1893 unsigned Binary = getBinaryCodeForInstr(MI); in emitNEON3RegInstruction() local
1896 Binary |= encodeNEONRd(MI, OpIdx++); in emitNEON3RegInstruction()
1899 Binary |= encodeNEONRn(MI, OpIdx++); in emitNEON3RegInstruction()
1902 Binary |= encodeNEONRm(MI, OpIdx); in emitNEON3RegInstruction()
1904 Binary = convertNEONDataProcToThumb(Binary); in emitNEON3RegInstruction()
1906 emitWordLE(Binary); in emitNEON3RegInstruction()