Home
last modified time | relevance | path

Searched defs:Order (Results 1 – 25 of 53) sorted by relevance

123

/external/icu/icu4c/source/test/intltest/
Dtscoll.h26 struct Order struct
51 Order *getOrders(CollationElementIterator &iter, int32_t &orderLength); argument
Dssearch.cpp323 struct Order struct
339 const Order *get(int32_t index) const; argument
/external/chromium_org/third_party/icu/source/test/intltest/
Dtscoll.h26 struct Order struct
51 Order *getOrders(CollationElementIterator &iter, int32_t &orderLength); argument
Dssearch.cpp323 struct Order struct
339 const Order *get(int32_t index) const; argument
/external/libopus/silk/float/
DcorrMatrix_FLP.c43const opus_int Order, /* I Max lag for correlatio… in silk_corrVector_FLP()
62const opus_int Order, /* I Max lag for correlatio… in silk_corrMatrix_FLP()
DLPC_analysis_filter_FLP.c215const opus_int Order /* I LPC order … in silk_LPC_analysis_filter_FLP()
/external/chromium_org/third_party/opus/src/silk/float/
DcorrMatrix_FLP.c43const opus_int Order, /* I Max lag for correlatio… in silk_corrVector_FLP()
62const opus_int Order, /* I Max lag for correlatio… in silk_corrMatrix_FLP()
DLPC_analysis_filter_FLP.c215const opus_int Order /* I LPC order … in silk_LPC_analysis_filter_FLP()
/external/chromium_org/skia/ext/
Drecursive_gaussian_convolution.h21 enum Order { enum
/external/llvm/lib/CodeGen/
DAllocationOrder.h30 ArrayRef<MCPhysReg> Order; variable
DRegAllocGreedy.cpp569 AllocationOrder &Order, in tryAssign()
613 AllocationOrder Order(VirtReg.reg, *VRM, RegClassInfo); in canReassign() local
799 AllocationOrder &Order, in tryEvict()
1290 unsigned RAGreedy::tryRegionSplit(LiveInterval &VirtReg, AllocationOrder &Order, in tryRegionSplit()
1321 AllocationOrder &Order, in calculateRegionSplitCost()
1449 unsigned RAGreedy::tryBlockSplit(LiveInterval &VirtReg, AllocationOrder &Order, in tryBlockSplit()
1517 RAGreedy::tryInstructionSplit(LiveInterval &VirtReg, AllocationOrder &Order, in tryInstructionSplit()
1660 unsigned RAGreedy::tryLocalSplit(LiveInterval &VirtReg, AllocationOrder &Order, in tryLocalSplit()
1885 unsigned RAGreedy::trySplit(LiveInterval &VirtReg, AllocationOrder &Order, in trySplit()
2013 AllocationOrder &Order, in tryLastChanceRecoloring()
[all …]
DTargetRegisterInfo.cpp133 ArrayRef<MCPhysReg> Order = RC->getRawAllocationOrder(MF); in getAllocatableSetForRC() local
265 ArrayRef<MCPhysReg> Order, in getRegAllocationHints()
DRegAllocBasic.cpp227 AllocationOrder Order(VirtReg.reg, *VRM, RegClassInfo); in selectOrSplit() local
/external/llvm/lib/Target/X86/
DX86AtomicExpandPass.cpp210 AtomicOrdering Order = in expandAtomicRMW() local
273 AtomicOrdering Order = in expandAtomicStore() local
/external/chromium_org/third_party/webrtc/base/
Dbytebuffer.h43 ByteOrder Order() const { return byte_order_; } in Order() function
/external/skia/experimental/PdfViewer/pdfparser/native/pdfapi/
DSkPdfType0FunctionDictionary_autogen.cpp35 int64_t SkPdfType0FunctionDictionary::Order(SkPdfNativeDoc* doc) { in Order() function in SkPdfType0FunctionDictionary
/external/chromium_org/third_party/skia/experimental/PdfViewer/pdfparser/native/pdfapi/
DSkPdfType0FunctionDictionary_autogen.cpp35 int64_t SkPdfType0FunctionDictionary::Order(SkPdfNativeDoc* doc) { in Order() function in SkPdfType0FunctionDictionary
/external/eigen/unsupported/Eigen/src/Splines/
DSpline.h278 enum { Order = SplineTraits<Spline>::OrderAtCompileTime }; in operator() enumerator
295 enum { Order = SplineTraits<SplineType>::OrderAtCompileTime }; in derivativesImpl() enumerator
352 enum { Order = SplineTraits<SplineType>::OrderAtCompileTime }; in basisFunctionDerivativesImpl() enumerator
/external/aac/libAACdec/src/
Daacdec_tns.h113 UCHAR Order; member
/external/llvm/include/llvm/CodeGen/
DRegisterClassInfo.h33 std::unique_ptr<MCPhysReg[]> Order; member
DScheduleDAG.h52 Order ///< Any other ordering dependency. enumerator
/external/lzma/CS/7zip/
DICoder.cs95 Order, enumerator
/external/llvm/lib/Support/
DDwarf.cpp645 const char *llvm::dwarf::ArrayOrderString(unsigned Order) { in ArrayOrderString()
/external/llvm/utils/TableGen/
DCodeGenRegisters.h435 unsigned Order; // Cache the sort key. member
630 unsigned getRegSetIDAt(unsigned Order) const { in getRegSetIDAt()
633 const RegUnitSet &getRegSetAt(unsigned Order) const { in getRegSetAt()
/external/llvm/lib/CodeGen/SelectionDAG/
DSDNodeDbgValue.h51 unsigned Order; variable

123