| /external/valgrind/main/none/tests/mips32/ |
| D | mips32_dsp.c | 39 #define TESTDSPINST_RD_RT_DSPC(instruction, RTval, RD, RT) \ argument
59 #define TESTDSPINST_RD_RT_NODSPC(instruction, RTval, RD, RT) \ argument
76 #define TESTDSPINST_RD_RS_RT_DSPC(instruction, RSval, RTval, RD, RS, RT) \ argument
119 #define TESTDSPINST_RS_RT_DSPC(instruction, RSval, RTval, RS, RT) \ argument
137 #define TESTDSPINST_RD_RS_RT_NODSPC(instruction, RSval, RTval, RD, RS, RT) \ argument
155 #define TESTDSPINST_AC_RS_RT_DSPC(instruction, ac, RSval, RTval, HIval, LOval, \ argument
183 #define TESTDSPINST_AC_RS_RT_NODSPC(instruction, ac, RSval, RTval, HIval, \ argument
207 #define TESTDSPINST_EXT(instruction, ac, RT, HIval, LOval, size, pos) \ argument
230 #define TESTDSPINST_EXTV(instruction, ac, RT, HIval, LOval, RS, RSval, pos) \ argument
254 #define TESTDSPINST_INSV(instruction, RTval, RSval, RT, RS, _pos, _size) \ argument
[all …]
|
| D | mips32_dspr2.c | 39 #define TESTDSPINST_RD_RT_DSPC(instruction, RTval, RD, RT) \ argument
59 #define TESTDSPINST_RD_RT_NODSPC(instruction, RTval, RD, RT) \ argument
92 #define TESTDSPINST_RD_RS_RT_DSPC(instruction, RSval, RTval, RD, RS, RT) \ argument
134 #define TESTDSPINST_RS_RT_DSPC(instruction, RSval, RTval, RS, RT) \ argument
152 #define TESTDSPINST_RD_RS_RT_NODSPC(instruction, RSval, RTval, RD, RS, RT) \ argument
170 #define TESTDSPINST_AC_RS_RT_DSPC(instruction, ac, RSval, RTval, HIval, LOval, \ argument
222 #define TESTDSPINST_EXT(instruction, ac, RT, HIval, LOval, size, pos) \ argument
245 #define TESTDSPINST_EXTV(instruction, ac, RT, HIval, LOval, RS, RSval, pos) \ argument
269 #define TESTDSPINST_INSV(instruction, RTval, RSval, RT, RS, _pos, _size) \ argument
290 #define TESTDSPINST_LWX(index, RT, RS) \ argument
[all …]
|
| D | MIPS32int.c | 3 #define TESTINST1(instruction, RSval, RTval, RD, RS, RT) \ argument
20 #define TESTINST2(instruction, RSval, imm, RT, RS) \ argument
50 #define TESTINST3a(instruction, RSval, RTval, RS, RT) \ argument
71 #define TESTINST4(instruction, RTval, RSval, RT, RS, pos, size) \ argument
95 #define TESTINSN5LOAD(instruction, RTval, offset, RT) \ argument
|
| D | MoveIns.c | 25 #define TESTINSNMOVE(instruction, offset, FS, RT) \ argument
44 #define TESTINSNMOVEd(instruction, offset, FS, RT) \ argument
63 #define TESTINSNMOVEt(instruction, offset, FS, RT) \ argument
82 #define TESTINSNMOVEtd(instruction, offset, FS, RT) \ argument
238 #define TESTINSNMOVEN1s(instruction, offset, RTval, FD, FS, RT) \ argument
259 #define TESTINSNMOVEN1d(instruction, offset, RTval, FD, FS, RT) \ argument
|
| D | LoadStore1.c | 24 #define TESTINST1(instruction, RTval, offset, RT, RS) \ argument
54 #define TESTINSTsw(RTval, offset, RT, RS) \ argument
|
| D | LoadStore.c | 24 #define TESTINST1(instruction, RTval, offset, RT, RS) \ argument
54 #define TESTINSTsw(RTval, offset, RT, RS) \ argument
|
| D | vfp.c | 49 #define TESTINSN5LOAD(instruction, RTval, offset, RT) \ argument
69 #define TESTINSN5LOAD(instruction, RTval, offset, RT) \ argument
91 #define TESTINSN5LOADw(instruction, RTval, offset, RT) \ argument
|
| D | branches.c | 114 #define TESTINST4(instruction, RDval, RSval, RTval, RD, RS, RT) \ argument
179 #define TESTINST4l(instruction, RDval, RSval, RTval, RD, RS, RT) \ argument
|
| /external/valgrind/main/none/tests/mips64/ |
| D | macro_int.h | 1 #define TEST1(instruction, RSval, RTval, RD, RS, RT) \ argument
19 #define TEST2(instruction, RSval, imm, RT, RS) \ argument
51 #define TEST4(instruction, RSval, RTval, RS, RT) \ argument
71 #define TEST5(instruction, RSval, RTval, RS, RT) \ argument
91 #define TEST6(instruction, imm, RT) \ argument
|
| D | cvm_ins.c | 70 #define TESTINST1(instruction, RSVal, RT, RS, p, lenm1) \ argument
85 #define TESTINST2(instruction, RSVal, RTval, RD, RS, RT) \ argument
101 #define TESTINST3(instruction, RSVal, RT, RS,imm) \ argument
|
| D | load_store_multiple.c | 23 #define TESTINST1(instruction, RTval, offset, RT, RS) \ argument
53 #define TESTINSTsw(RTval, offset, RT, RS) \ argument
|
| D | move_instructions.c | 139 #define TEST4(instruction, offset, RTval, FD, FS, RT) \ argument
158 #define TEST4d(instruction, offset, RTval, FD, FS, RT) \ argument
|
| D | branches.c | 130 #define TESTINST4(instruction, RDval, RSval, RTval, RD, RS, RT) \ argument
201 #define TESTINST4l(instruction, RDval, RSval, RTval, RD, RS, RT) \ argument
|
| D | branch_and_jump_instructions.c | 107 #define TEST3(instruction, RDval, RSval, RTval, RD, RS, RT) \ argument
|
| /external/clang/lib/CodeGen/ |
| D | CodeGenTypes.cpp | 159 if (const RecordType *RT = dyn_cast<RecordType>(T)) in isSafeToConvert() local
199 const RecordType *RT = dyn_cast<RecordType>(TT); in isFuncParamTypeConvertible() local
297 if (const RecordType *RT = dyn_cast<RecordType>(Ty)) in ConvertType() local
480 if (const RecordType *RT = FT->getReturnType()->getAs<RecordType>()) in ConvertType() local
484 if (const RecordType *RT = FPT->getParamType(i)->getAs<RecordType>()) in ConvertType() local
713 if (const RecordType *RT = T->getAs<RecordType>()) { in isZeroInitializable() local
|
| /external/clang/lib/AST/ |
| D | Type.cpp | 366 if (const RecordType *RT = getAs<RecordType>()) in isClassType() local
371 if (const RecordType *RT = getAs<RecordType>()) in isStructureType() local
376 if (const RecordType *RT = getAs<RecordType>()) in isInterfaceType() local
381 if (const RecordType *RT = getAs<RecordType>()) in isStructureOrClassType() local
393 if (const RecordType *RT = getAs<RecordType>()) in isUnionType() local
423 if (const ReferenceType *RT = getAs<ReferenceType>()) in getPointeeType() local
434 if (const RecordType *RT = dyn_cast<RecordType>(this)) { in getAsStructureType() local
440 if (const RecordType *RT = dyn_cast<RecordType>(CanonicalType)) { in getAsStructureType() local
453 if (const RecordType *RT = dyn_cast<RecordType>(this)) { in getAsUnionType() local
459 if (const RecordType *RT = dyn_cast<RecordType>(CanonicalType)) { in getAsUnionType() local
[all …]
|
| /external/emma/core/java12/com/vladium/emma/rt/ |
| D | RT.java | 27 abstract class RT implements IAppConstants class
176 private RT () {} // prevent subclassing in RT() method in RT
|
| D | RTExitHook.java | 105 RTExitHook (final Class RT, final ICoverageData cdata, final File outFile, final boolean merge) in RTExitHook()
|
| /external/clang/lib/Sema/ |
| D | SemaExceptionSpec.cpp | 66 } else if (const ReferenceType *RT = T->getAs<ReferenceType>()) { in CheckSpecifiedExceptionType() local
825 else if (const ReferenceType *RT = T->getAs<ReferenceType>()) in canCalleeThrow() local
863 const RecordType *RT = Op->getType()->getAs<RecordType>(); in canTypeidThrow() local
959 if (const RecordType *RT = DTy->getAs<RecordType>()) { in canThrow() local
|
| /external/clang/lib/StaticAnalyzer/Checkers/ |
| D | ReturnUndefChecker.cpp | 47 QualType RT = CallEvent::getDeclaredResultType(SFC->getDecl()); in checkPreStmt() local
|
| D | CastSizeChecker.cpp | 51 const RecordType *RT = ToPointeeTy->getAs<RecordType>(); in evenFlexibleArraySize() local
|
| D | LLVMConventionsChecker.cpp | 31 const RecordType *RT = T->getAs<RecordType>(); in IsLLVMStringRef() local
252 if (const RecordType *RT = T->getAs<RecordType>()) { in Visit() local
|
| /external/valgrind/main/memcheck/tests/ppc32/ |
| D | power_ISA2_05.c | 171 int RT; in test_reservation() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMJITInfo.cpp | 240 ARM::RelocationType RT = (ARM::RelocationType)MR->getRelocationType(); in resolveRelocDestAddr() local
|
| /external/valgrind/main/memcheck/tests/ppc64/ |
| D | power_ISA2_05.c | 170 int RT; in test_reservation() local
|