Home
last modified time | relevance | path

Searched refs:IS_LOAD (Results 1 – 10 of 10) sorted by relevance

/art/compiler/dex/quick/x86/
Dassemble_x86.cc41 { kX86 ## opname ## 8RM, kRegMem, IS_LOAD | IS_TERTIARY_OP | reg_def | REG_USE01 | SETS_CCODES …
42 { kX86 ## opname ## 8RA, kRegArray, IS_LOAD | IS_QUIN_OP | reg_def | REG_USE012 | SETS_CCODES …
43 { kX86 ## opname ## 8RT, kRegThread, IS_LOAD | IS_BINARY_OP | reg_def | REG_USE0 | SETS_CCODES …
53 { kX86 ## opname ## 16RM, kRegMem, IS_LOAD | IS_TERTIARY_OP | reg_def | REG_USE01 | SETS_CCODE…
54 { kX86 ## opname ## 16RA, kRegArray, IS_LOAD | IS_QUIN_OP | reg_def | REG_USE012 | SETS_CCODE…
55 { kX86 ## opname ## 16RT, kRegThread, IS_LOAD | IS_BINARY_OP | reg_def | REG_USE0 | SETS_CCODE…
69 { kX86 ## opname ## 32RM, kRegMem, IS_LOAD | IS_TERTIARY_OP | reg_def | REG_USE01 | SETS_CCODE…
70 { kX86 ## opname ## 32RA, kRegArray, IS_LOAD | IS_QUIN_OP | reg_def | REG_USE012 | SETS_CCODE…
71 { kX86 ## opname ## 32RT, kRegThread, IS_LOAD | IS_BINARY_OP | reg_def | REG_USE0 | SETS_CCODE…
85 { kX86 ## opname ## 64RM, kRegMem, IS_LOAD | IS_TERTIARY_OP | reg_def | REG_USE01 | SETS_CCODE…
[all …]
/art/compiler/dex/quick/
Dlocal_optimizations.cc40 (flags & (IS_QUAD_OP|IS_LOAD)) == (IS_QUAD_OP|IS_LOAD) || \
170 ((target_flags & (IS_LOAD | IS_STORE)) == (IS_LOAD | IS_STORE)) || in ApplyLoadStoreElimination()
171 !(target_flags & (IS_LOAD | IS_STORE))) { in ApplyLoadStoreElimination()
176 bool is_this_lir_load = target_flags & IS_LOAD; in ApplyLoadStoreElimination()
247 DCHECK((check_flags & IS_LOAD) || (check_flags & IS_STORE)); in ApplyLoadStoreElimination()
248 bool is_check_lir_load = check_flags & IS_LOAD; in ApplyLoadStoreElimination()
252 DCHECK(check_flags & IS_LOAD); in ApplyLoadStoreElimination()
339 if (!(target_flags & IS_LOAD) || in ApplyLoadHoisting()
342 ((target_flags & (IS_STORE | IS_LOAD)) == (IS_STORE | IS_LOAD))) { in ApplyLoadHoisting()
444 (GetTargetInstFlags(dep_lir->opcode) & IS_LOAD)) { in ApplyLoadHoisting()
[all …]
Dmir_to_lir-inl.h187 if (flags & (IS_LOAD | IS_STORE)) { in SetupResourceMasks()
189 if (flags & IS_LOAD) { in SetupResourceMasks()
Dmir_to_lir.h56 #define IS_LOAD (1ULL << kMemLoad) macro
105 #define IS_LOADX (IS_LOAD | IS_VOLATILE)
106 #define IS_LOAD_OFF (IS_LOAD | SCALED_OFFSET_X0)
107 #define IS_LOAD_OFF2 (IS_LOAD | SCALED_OFFSET_X2)
108 #define IS_LOAD_OFF4 (IS_LOAD | SCALED_OFFSET_X4)
Dcodegen_util.cc132 DCHECK(GetTargetInstFlags(lir->opcode) & (IS_LOAD | IS_STORE)); in SetMemRefType()
/art/compiler/dex/quick/arm64/
Dassemble_arm64.cc345 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
353 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
374 IS_BINARY_OP | REG_DEF0 | REG_USE_PC | IS_LOAD | NEEDS_FIXUP,
379 IS_BINARY_OP | REG_DEF0 | REG_USE_PC | IS_LOAD | NEEDS_FIXUP,
391 kFmtBitBlt, 12, 12, IS_QUAD_OP | REG_DEF0_USE12 | IS_LOAD,
395 kFmtBitBlt, 12, 12, IS_QUAD_OP | REG_DEF0_USE12 | IS_LOAD,
399 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF01 | REG_USE1 | IS_LOAD,
411 kFmtBitBlt, 21, 15, IS_QUAD_OP | REG_USE2 | REG_DEF012 | IS_LOAD,
415 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE1 | IS_LOAD,
419 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE1 | IS_LOAD,
Dutility_arm64.cc102 DCHECK((check_flags & IS_LOAD) || (check_flags & IS_STORE)); in GetInstructionOffset()
/art/compiler/dex/quick/mips/
Dassemble_mips.cc181 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
185 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
189 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
193 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
197 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
375 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
379 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE2 | IS_LOAD,
/art/compiler/dex/quick/arm/
Dassemble_arm.cc216 IS_BINARY_OP | REG_DEF0_USE0 | REG_DEF_LIST1 | IS_LOAD,
224 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
240 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
248 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
252 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
256 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF0_USE12 | IS_LOAD,
324 | IS_LOAD, "pop", "<!0R>", 2, kFixupNone),
565 IS_BINARY_OP | REG_DEF0_USE0 | REG_DEF_LIST1 | IS_LOAD,
674 | IS_LOAD | NEEDS_FIXUP, "pop", "<!0R>", 4, kFixupPushPop),
951 | IS_LOAD, "vpop", "<!0P>", 4, kFixupNone),
[all …]
Dutility_arm.cc1172 DCHECK((check_flags & IS_LOAD) || (check_flags & IS_STORE)); in GetInstructionOffset()