Home
last modified time | relevance | path

Searched refs:R15 (Results 1 – 8 of 8) sorted by relevance

/art/runtime/arch/x86_64/
Dregisters_x86_64.cc29 if (rhs >= RAX && rhs <= R15) { in operator <<()
Dregisters_x86_64.h45 R15 = 15, enumerator
Dquick_method_frame_info_x86_64.h29 (1 << art::x86_64::R13) | (1 << art::x86_64::R14) | (1 << art::x86_64::R15);
/art/runtime/arch/arm/
Dregisters_arm.h42 R15 = 15, enumerator
/art/compiler/jni/quick/x86_64/
Dcalling_convention_x86_64.cc132 callee_save_regs_.push_back(X86_64ManagedRegister::FromCpuRegister(R15)); in X86_64JniCallingConvention()
140 return 1 << RBX | 1 << RBP | 1 << R12 | 1 << R13 | 1 << R14 | 1 << R15 | in CoreSpillMask()
/art/compiler/utils/x86_64/
Dassembler_x86_64_test.cc61 registers_.push_back(new x86_64::CpuRegister(x86_64::R15)); in SetUpHelpers()
193 registers.push_back(new x86_64::CpuRegister(x86_64::R15)); in setcc_test_fn()
211 byte_regs[x86_64::R15] = "r15b"; in setcc_test_fn()
/art/compiler/utils/arm/
Dmanaged_register_arm_test.cc57 reg = ArmManagedRegister::FromCoreRegister(R15); in TEST()
64 EXPECT_EQ(R15, reg.AsCoreRegister()); in TEST()
/art/compiler/optimizing/
Dcode_generator_x86_64.cc203 blocked_registers[R15] = true; in SetupBlockedRegisters()