Home
last modified time | relevance | path

Searched refs:table_offset (Results 1 – 13 of 13) sorted by relevance

/art/compiler/
Dgc_map_builder.h66 size_t table_offset = (table_index * EntryWidth()) + sizeof(uint32_t); in GetCodeOffset() local
68 native_offset |= (*table_)[table_offset + i] << (i * 8); in GetCodeOffset()
74 size_t table_offset = (table_index * EntryWidth()) + sizeof(uint32_t); in SetCodeOffset() local
76 (*table_)[table_offset + i] = (native_offset >> (i * 8)) & 0xFF; in SetCodeOffset()
81 size_t table_offset = (table_index * EntryWidth()) + sizeof(uint32_t); in SetReferences() local
82 memcpy(&(*table_)[table_offset + native_offset_width_], references, references_width_); in SetReferences()
/art/compiler/dex/quick/mips/
Dcall_mips.cc64 void MipsMir2Lir::GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenLargeSparseSwitch() argument
65 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargeSparseSwitch()
141 void MipsMir2Lir::GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenLargePackedSwitch() argument
142 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargePackedSwitch()
223 void MipsMir2Lir::GenFillArrayData(DexOffset table_offset, RegLocation rl_src) { in GenFillArrayData() argument
224 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenFillArrayData()
Dcodegen_mips.h118 void GenFillArrayData(uint32_t table_offset, RegLocation rl_src);
131 void GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src);
132 void GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src);
/art/compiler/dex/quick/x86/
Dcall_x86.cc30 void X86Mir2Lir::GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenLargeSparseSwitch() argument
31 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargeSparseSwitch()
63 void X86Mir2Lir::GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenLargePackedSwitch() argument
64 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargePackedSwitch()
137 void X86Mir2Lir::GenFillArrayData(DexOffset table_offset, RegLocation rl_src) { in GenFillArrayData() argument
138 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenFillArrayData()
Dcodegen_x86.h236 void GenFillArrayData(DexOffset table_offset, RegLocation rl_src) OVERRIDE;
249 void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
250 void GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
/art/compiler/dex/quick/arm64/
Dcall_arm64.cc46 void Arm64Mir2Lir::GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { in GenLargeSparseSwitch() argument
47 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargeSparseSwitch()
98 void Arm64Mir2Lir::GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { in GenLargePackedSwitch() argument
99 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargePackedSwitch()
159 void Arm64Mir2Lir::GenFillArrayData(uint32_t table_offset, RegLocation rl_src) { in GenFillArrayData() argument
160 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenFillArrayData()
Dcodegen_arm64.h184 void GenFillArrayData(DexOffset table_offset, RegLocation rl_src) OVERRIDE;
200 void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
201 void GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
/art/compiler/dex/quick/arm/
Dcall_arm.cc46 void ArmMir2Lir::GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { in GenLargeSparseSwitch() argument
47 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargeSparseSwitch()
94 void ArmMir2Lir::GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { in GenLargePackedSwitch() argument
95 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenLargePackedSwitch()
150 void ArmMir2Lir::GenFillArrayData(uint32_t table_offset, RegLocation rl_src) { in GenFillArrayData() argument
151 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenFillArrayData()
Dcodegen_arm.h119 void GenFillArrayData(DexOffset table_offset, RegLocation rl_src);
134 void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
135 void GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
/art/compiler/dex/portable/
Dmir_to_gbc.h94 void ConvertPackedSwitch(BasicBlock* bb, int32_t table_offset,
96 void ConvertSparseSwitch(BasicBlock* bb, int32_t table_offset,
Dmir_to_gbc.cc144 int32_t table_offset, RegLocation rl_src) { in ConvertPackedSwitch() argument
147 cu_->insns + current_dalvik_offset_ + table_offset); in ConvertPackedSwitch()
161 ::llvm::MDNode::get(*context_, irb_->getInt32(table_offset)); in ConvertPackedSwitch()
168 int32_t table_offset, RegLocation rl_src) { in ConvertSparseSwitch() argument
171 cu_->insns + current_dalvik_offset_ + table_offset); in ConvertSparseSwitch()
188 ::llvm::MDNode::get(*context_, irb_->getInt32(table_offset)); in ConvertSparseSwitch()
/art/compiler/dex/quick/
Dgen_common.cc2044 void Mir2Lir::GenSmallPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenSmallPackedSwitch() argument
2045 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenSmallPackedSwitch()
2087 void Mir2Lir::GenPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenPackedSwitch() argument
2088 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenPackedSwitch()
2095 GenSmallPackedSwitch(mir, table_offset, rl_src); in GenPackedSwitch()
2098 GenLargePackedSwitch(mir, table_offset, rl_src); in GenPackedSwitch()
2102 void Mir2Lir::GenSmallSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenSmallSparseSwitch() argument
2103 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenSmallSparseSwitch()
2117 void Mir2Lir::GenSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { in GenSparseSwitch() argument
2118 const uint16_t* table = cu_->insns + current_dalvik_offset_ + table_offset; in GenSparseSwitch()
[all …]
Dmir_to_lir.h1322 virtual void GenFillArrayData(DexOffset table_offset, RegLocation rl_src) = 0;
1366 void GenPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
1367 void GenSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
1371 virtual void GenSmallPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
1372 virtual void GenSmallSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
1374 virtual void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) = 0;
1375 virtual void GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) = 0;