/external/llvm/test/CodeGen/ARM/ |
D | fmacs.ll | 3 ; RUN: llc -mtriple=arm-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s -check-prefix=A8 15 ; A8-LABEL: t1: 16 ; A8: vmul.f32 17 ; A8: vadd.f32 31 ; A8-LABEL: t2: 32 ; A8: vmul.f64 33 ; A8: vadd.f64 47 ; A8-LABEL: t3: 48 ; A8: vmul.f32 49 ; A8: vadd.f32 [all …]
|
D | fnmscs.ll | 8 ; RUN: | FileCheck %s -check-prefix=A8 11 ; RUN: | FileCheck %s -check-prefix=A8 31 ; A8-LABEL: t1: 32 ; A8: vnmul.f32 s{{[0-9]}}, s{{[0-9]}}, s{{[0-9]}} 33 ; A8: vsub.f32 s{{[0-9]}}, s{{[0-9]}}, s{{[0-9]}} 52 ; A8-LABEL: t2: 53 ; A8: vnmul.f32 s{{[01234]}}, s{{[01234]}}, s{{[01234]}} 54 ; A8: vsub.f32 s{{[0-9]}}, s{{[0-9]}}, s{{[0-9]}} 73 ; A8-LABEL: t3: 74 ; A8: vnmul.f64 d [all …]
|
D | shifter_operand.ll | 1 ; RUN: llc < %s -mtriple=armv7-apple-darwin -mcpu=cortex-a8 | FileCheck %s -check-prefix=A8 7 ; A8-LABEL: test1: 8 ; A8: add r0, r0, r1, lsl r2 19 ; A8-LABEL: test2: 20 ; A8: bic r0, r0, r1, asr r2 33 ; A8-LABEL: test3: 34 ; A8: ldr r0, [r0, r2, lsl #2] 35 ; A8: ldr r1, [r1, r2, lsl #2] 56 ; A8-LABEL: test4: 57 ; A8: ldr [[REG:r[0-9]+]], [r0, r1, lsl #2] [all …]
|
D | divmod.ll | 1 ; RUN: llc < %s -mtriple=arm-apple-ios5.0 -mcpu=cortex-a8 | FileCheck %s -check-prefix=A8 8 ; A8-LABEL: foo: 9 ; A8: bl ___divmodsi4 10 ; A8-NOT: bl ___divmodsi4 26 ; A8-LABEL: bar: 27 ; A8: bl ___udivmodsi4 28 ; A8-NOT: bl ___udivmodsi4 48 ; A8-LABEL: do_indent: 56 ; A8: bl ___divmodsi4 80 ; A8-LABEL: howmany: [all …]
|
D | fnmacs.ll | 3 ; RUN: llc -mtriple=arm-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s -check-prefix=A8 13 ; A8-LABEL: t1: 14 ; A8: vmul.f32 15 ; A8: vsub.f32 29 ; A8-LABEL: t2: 30 ; A8: vmul.f64 31 ; A8: vsub.f64
|
D | fmscs.ll | 3 ; RUN: llc -mtriple=arm-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s -check-prefix=A8 13 ; A8-LABEL: t1: 14 ; A8: vmul.f32 15 ; A8: vsub.f32 29 ; A8-LABEL: t2: 30 ; A8: vmul.f64 31 ; A8: vsub.f64
|
D | ifcvt1.ll | 1 ; RUN: llc -mtriple=arm-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s -check-prefix=A8 5 ; A8-LABEL: t1: 11 ; A8: subeq r0, r1, #1 17 ; A8: addne r0, r1, #1
|
D | ldrd.ll | 1 …u=cortex-a8 -regalloc=fast -optimize-regalloc=0 | FileCheck %s -check-prefix=A8 -check-prefix=CHECK 16 ; A8-LABEL: t: 17 ; A8: ldrd r2, r3, [r2] 80 ; A8: movw [[BASE:r[0-9]+]], :lower16:{{.*}}TestVar{{.*}} 81 ; A8: movt [[BASE]], :upper16:{{.*}}TestVar{{.*}} 82 ; A8: ldrd [[FIELD1:r[0-9]+]], [[FIELD2:r[0-9]+]], {{\[}}[[BASE]], #4] 83 ; A8-NEXT: add [[FIELD1]], [[FIELD2]] 84 ; A8-NEXT: str [[FIELD1]], {{\[}}[[BASE]]{{\]}}
|
D | ifcvt5.ll | 1 ; RUN: llc < %s -mtriple=armv7-apple-ios -mcpu=cortex-a8 | FileCheck %s -check-prefix=A8 15 ; A8-LABEL: t1: 16 ; A8: poplt {r7, pc}
|
/external/llvm/test/CodeGen/Thumb2/ |
D | thumb2-shifter.ll | 1 ; RUN: llc -mtriple=thumb-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s --check-prefix=A8 7 ; A8: t2ADDrs_lsl 8 ; A8: add.w r0, r0, r1, lsl #16 15 ; A8: t2ADDrs_lsr 16 ; A8: add.w r0, r0, r1, lsr #16 23 ; A8: t2ADDrs_asr 24 ; A8: add.w r0, r0, r1, asr #16 32 ; A8: t2ADDrs_ror 33 ; A8: add.w r0, r0, r1, ror #16 42 ; A8: t2ADDrs_noRegShift [all …]
|
D | thumb2-uxt_rot.ll | 1 ; RUN: llc -mtriple=thumb-eabi -mcpu=cortex-a8 %s -o - | FileCheck %s --check-prefix=A8 6 ; A8: test1 7 ; A8: uxtb r0, r0 13 ; A8: test2 14 ; A8: uxtab r0, r0, r1 27 ; A8: test3 28 ; A8: uxth.w r0, r0, ror #8
|
/external/libcxxabi/test/ |
D | dynamic_cast14.cpp | 98 struct A8 struct 102 virtual ~A8() {} in ~A8() argument 113 A8* getA8() {return this;} in getA8() argument 127 : public virtual A8 132 A1* getA1_3() {return A8::getA1_3();} in getA1_3() 133 A1* getA1_4() {return A8::getA1_4();} in getA1_4() 134 A1* getA1_6() {return A8::getA1_6();} in getA1_6() 135 A2* getA2() {return A8::getA2();} in getA2() 136 A3* getA3() {return A8::getA3();} in getA3() 137 A4* getA4() {return A8::getA4();} in getA4() [all …]
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrThumb.td | 284 def : tHintAlias<"nop$p", (tHINT 0, pred:$p)>; // A8.6.110 285 def : tHintAlias<"yield$p", (tHINT 1, pred:$p)>; // A8.6.410 286 def : tHintAlias<"wfe$p", (tHINT 2, pred:$p)>; // A8.6.408 287 def : tHintAlias<"wfi$p", (tHINT 3, pred:$p)>; // A8.6.409 288 def : tHintAlias<"sev$p", (tHINT 4, pred:$p)>; // A8.6.157 299 // A8.6.22 316 // A8.6.156 327 // A8.6.38 & B6.1.1 342 // A8.6.6 355 // A6.2 & A8.6.8 [all …]
|
/external/chromium_org/third_party/icu/source/test/testdata/ |
D | GraphemeBreakTest.txt | 39 ÷ 0020 ÷ 11A8 ÷ # ÷ [0.2] SPACE (Other) ÷ [999.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 40 ÷ 0020 × 0308 ÷ 11A8 ÷ # ÷ [0.2] SPACE (Other) × [9.0] COMBINING DIAERESIS (Extend) ÷ [999.0] HANG… 67 ÷ 000D ÷ 11A8 ÷ # ÷ [0.2] <CARRIAGE RETURN (CR)> (CR) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 68 ÷ 000D ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <CARRIAGE RETURN (CR)> (CR) ÷ [4.0] COMBINING DIAERESIS (Extend) … 95 ÷ 000A ÷ 11A8 ÷ # ÷ [0.2] <LINE FEED (LF)> (LF) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 96 ÷ 000A ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <LINE FEED (LF)> (LF) ÷ [4.0] COMBINING DIAERESIS (Extend) ÷ [999… 123 ÷ 0001 ÷ 11A8 ÷ # ÷ [0.2] <START OF HEADING> (Control) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 124 ÷ 0001 ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <START OF HEADING> (Control) ÷ [4.0] COMBINING DIAERESIS (Extend)… 151 ÷ 0300 ÷ 11A8 ÷ # ÷ [0.2] COMBINING GRAVE ACCENT (Extend) ÷ [999.0] HANGUL JONGSEONG KIYEOK (T) ÷ … 152 ÷ 0300 × 0308 ÷ 11A8 ÷ # ÷ [0.2] COMBINING GRAVE ACCENT (Extend) × [9.0] COMBINING DIAERESIS (Exte… [all …]
|
D | NormalizationTest-3.2.0.txt | 73 00A8;00A8;00A8;0020 0308;0020 0308; 384 0385;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 976 1FC1;1FC1;00A8 0342;0020 0308 0342;0020 0308 0342; 1016 1FED;1FED;00A8 0300;0020 0308 0300;0020 0308 0300; 1017 1FEE;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1088 20A8;20A8;20A8;0052 0073;0052 0073; 1225 22AD;22AD;22A8 0338;22AD;22A8 0338; 1310 24A8;24A8;24A8;0028 006D 0029;0028 006D 0029; 1565 2FB5;2FB5;2FB5;98A8;98A8; 1921 32A8;32A8;32A8;53F3;53F3; [all …]
|
/external/icu/icu4c/source/test/testdata/ |
D | GraphemeBreakTest.txt | 39 ÷ 0020 ÷ 11A8 ÷ # ÷ [0.2] SPACE (Other) ÷ [999.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 40 ÷ 0020 × 0308 ÷ 11A8 ÷ # ÷ [0.2] SPACE (Other) × [9.0] COMBINING DIAERESIS (Extend) ÷ [999.0] HANG… 67 ÷ 000D ÷ 11A8 ÷ # ÷ [0.2] <CARRIAGE RETURN (CR)> (CR) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 68 ÷ 000D ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <CARRIAGE RETURN (CR)> (CR) ÷ [4.0] COMBINING DIAERESIS (Extend) … 95 ÷ 000A ÷ 11A8 ÷ # ÷ [0.2] <LINE FEED (LF)> (LF) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 96 ÷ 000A ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <LINE FEED (LF)> (LF) ÷ [4.0] COMBINING DIAERESIS (Extend) ÷ [999… 123 ÷ 0001 ÷ 11A8 ÷ # ÷ [0.2] <START OF HEADING> (Control) ÷ [4.0] HANGUL JONGSEONG KIYEOK (T) ÷ [0.3] 124 ÷ 0001 ÷ 0308 ÷ 11A8 ÷ # ÷ [0.2] <START OF HEADING> (Control) ÷ [4.0] COMBINING DIAERESIS (Extend)… 151 ÷ 0300 ÷ 11A8 ÷ # ÷ [0.2] COMBINING GRAVE ACCENT (Extend) ÷ [999.0] HANGUL JONGSEONG KIYEOK (T) ÷ … 152 ÷ 0300 × 0308 ÷ 11A8 ÷ # ÷ [0.2] COMBINING GRAVE ACCENT (Extend) × [9.0] COMBINING DIAERESIS (Exte… [all …]
|
D | NormalizationTest-3.2.0.txt | 73 00A8;00A8;00A8;0020 0308;0020 0308; 384 0385;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 976 1FC1;1FC1;00A8 0342;0020 0308 0342;0020 0308 0342; 1016 1FED;1FED;00A8 0300;0020 0308 0300;0020 0308 0300; 1017 1FEE;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1088 20A8;20A8;20A8;0052 0073;0052 0073; 1225 22AD;22AD;22A8 0338;22AD;22A8 0338; 1310 24A8;24A8;24A8;0028 006D 0029;0028 006D 0029; 1565 2FB5;2FB5;2FB5;98A8;98A8; 1921 32A8;32A8;32A8;53F3;53F3; [all …]
|
/external/linux-tools-perf/perf-3.12.0/arch/c6x/lib/ |
D | memcpy_64plus.S | 24 [A1] LDB .D2T1 *B4++,A8 32 [A1] STB .D1T1 A8,*A3++ 37 LDNDW .D2T1 *B4++,A9:A8 42 || STNDW .D1T1 A9:A8,*A3++
|
/external/llvm/unittests/Support/ |
D | AlignOfTest.cpp | 40 struct alignas(8) A8 { }; struct 45 struct A8 { } __attribute__((aligned(8))); 50 __declspec(align(8)) struct A8 { }; 59 struct S5 { A1 a1; A2 a2; A4 a4; A8 a8; }; 108 [AlignOf<A8>::Alignment > 0]; 140 EXPECT_LE(8u, alignOf<A8>()); in TEST() 181 EXPECT_LE(8u, alignOf<AlignedCharArrayUnion<A8> >()); in TEST() 186 EXPECT_LE(8u, sizeof(AlignedCharArrayUnion<A8>)); in TEST() 191 EXPECT_EQ(8u, (alignOf<AlignedCharArrayUnion<A1, A2, A4, A8> >())); in TEST() 196 EXPECT_EQ(8u, sizeof(AlignedCharArrayUnion<A1, A2, A4, A8>)); in TEST() [all …]
|
/external/chromium_org/third_party/icu/source/data/unidata/ |
D | NormalizationTest.txt | 71 00A8;00A8;00A8;0020 0308;0020 0308; 382 0385;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1085 1FC1;1FC1;00A8 0342;0020 0308 0342;0020 0308 0342; 1125 1FED;1FED;00A8 0300;0020 0308 0300;0020 0308 0300; 1126 1FEE;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1210 20A8;20A8;20A8;0052 0073;0052 0073; 1353 22AD;22AD;22A8 0338;22AD;22A8 0338; 1438 24A8;24A8;24A8;0028 006D 0029;0028 006D 0029; 1696 2FB5;2FB5;2FB5;98A8;98A8; 2062 32A8;32A8;32A8;53F3;53F3; [all …]
|
/external/icu/icu4c/source/data/unidata/ |
D | NormalizationTest.txt | 71 00A8;00A8;00A8;0020 0308;0020 0308; 382 0385;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1085 1FC1;1FC1;00A8 0342;0020 0308 0342;0020 0308 0342; 1125 1FED;1FED;00A8 0300;0020 0308 0300;0020 0308 0300; 1126 1FEE;0385;00A8 0301;0020 0308 0301;0020 0308 0301; 1210 20A8;20A8;20A8;0052 0073;0052 0073; 1353 22AD;22AD;22A8 0338;22AD;22A8 0338; 1438 24A8;24A8;24A8;0028 006D 0029;0028 006D 0029; 1696 2FB5;2FB5;2FB5;98A8;98A8; 2062 32A8;32A8;32A8;53F3;53F3; [all …]
|
D | FractionalUCA.txt | 179 [top_byte A8 Hani Hans Hant ] 354 05A8; [,,] 1006 0316; [, A8, 05] 1007 0317; [, A8, 05] 1008 0318; [, A8, 05] 1009 0319; [, A8, 05] 1010 031C; [, A8, 05] 1011 031D; [, A8, 05] 1012 031E; [, A8, 05] 1013 031F; [, A8, 05] [all …]
|
/external/clang/INPUTS/ |
D | macro_pounder_obj.c | 14 #define A8 A7 A7 A7 A7 A7 A7 macro 16 A8
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | invalid-armv7.txt | 87 # The bytes have 0b0000 for P,U,D,W; from A8.6.51, it is undefined. 105 # A8.6.53 LDM/LDMIA/LDMFD is predicated with Inst{31-28} as cond ==> Not an LDMIA instruction 181 # A8.6.88 LSL (immediate) 182 # A8.6.98 MOV (shifted register), and 199 # A8.6.97 MOV (register) 210 # A8.6.89 LSL (register): Inst{7-4} = 0b0001 281 # A8.6.167 330 # A8.6.223 SXTB 347 # A8.6.244 UMAAL 372 # A8.8.316: if Q == '0' && imm4<3> == '1' then UNDEFINED; [all …]
|
/external/valgrind/main/VEX/orig_ppc32/ |
D | morefp.orig | 11 …02 94 39 21 00 30 93 41 02 98 93 61 02 9C 93 81 02 A0 93 A1 02 A4 93 C1 02 A8 93 E1 02 AC 90 09 00… 26 . 7D 48 02 A6 81 87 00 00 81 0A 00 00 55 86 30 2E 7C C4 36 70 7C A8 38 50 39 01 00 30 7C E5 22 14 9… 308 . 83 A8 00 04 93 BA 00 3C 38 A0 00 01 7C AB 50 30 85 48 00 08 7F FF 5B 78 2F 8A 00 00 40 9E FF C0 323 . 38 A0 00 01 82 A8 00 04 7C AB 50 30 85 48 00 08 7F FF 5B 78 2F 8A 00 00 40 9E FC 50 329 . 38 A0 00 01 80 C8 00 04 7C AB 50 30 85 48 00 08 7F 39 32 78 7F FF 5B 78 2F 8A 00 00 40 9E FC A8 338 . 4B FF FD A8 362 . 89 2A 00 01 3B 89 FF D0 28 1C 00 09 40 81 FF A8 374 …54 6A 1E F8 3C C0 FE FF 3C E0 7F 7F 54 68 00 3A 38 C6 FE FF 38 E7 7F 7F 80 A8 00 00 7D 6B 54 30 7C… 380 . 84 A8 00 04 7C 00 48 39 7C 06 2A 14 7C E9 28 F8 40 82 00 5C 410 . 7C A8 02 A6 80 A5 05 04 7C 88 03 A6 90 65 00 00 7C 06 18 40 38 21 00 10 38 60 00 00 4C A1 00 20 [all …]
|