| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 282 SmallVectorImpl<CCValAssign> &ArgLocs, in AnalyzeArguments() argument
336 SmallVectorImpl<CCValAssign>::iterator B = ArgLocs.begin() + FirstVal; in AnalyzeArguments()
439 SmallVector<CCValAssign, 16> ArgLocs; in LowerCCCArguments() local
441 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCCCArguments()
442 AnalyzeArguments(CCInfo, ArgLocs, Ins); in LowerCCCArguments()
450 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCCCArguments()
451 CCValAssign &VA = ArgLocs[i]; in LowerCCCArguments()
585 SmallVector<CCValAssign, 16> ArgLocs; in LowerCCCCallTo() local
587 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCCCCallTo()
588 AnalyzeArguments(CCInfo, ArgLocs, Outs); in LowerCCCCallTo()
[all …]
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 351 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments_32() local
353 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments_32()
359 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i, ++InIdx) { in LowerFormalArguments_32()
360 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments_32()
383 CCValAssign &NextVA = ArgLocs[++i]; in LowerFormalArguments_32()
551 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments_64() local
553 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments_64()
559 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments_64()
560 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments_64()
700 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall_32() local
[all …]
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 429 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall() local
431 getTargetMachine(), ArgLocs, *DAG.getContext(), in LowerCall()
447 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i){ in LowerCall()
448 CCValAssign &VA = ArgLocs[i]; in LowerCall()
472 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCall()
473 CCValAssign &VA = ArgLocs[i]; in LowerCall()
845 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
847 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments()
860 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
861 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 1120 SmallVector<CCValAssign, 16> ArgLocs; in LowerCCCCallTo() local
1122 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCCCCallTo()
1147 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCCCCallTo()
1148 CCValAssign &VA = ArgLocs[i]; in LowerCCCCallTo()
1286 SmallVector<CCValAssign, 16> ArgLocs; in LowerCCCArguments() local
1288 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCCCArguments()
1311 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCCCArguments()
1313 CCValAssign &VA = ArgLocs[i]; in LowerCCCArguments()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 680 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
681 CCState CCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), ArgLocs, in LowerFormalArguments()
687 for (unsigned I = 0, E = ArgLocs.size(); I != E; ++I) { in LowerFormalArguments()
689 CCValAssign &VA = ArgLocs[I]; in LowerFormalArguments()
786 SmallVectorImpl<CCValAssign> &ArgLocs) { in canUseSiblingCall() argument
789 for (unsigned I = 0, E = ArgLocs.size(); I != E; ++I) { in canUseSiblingCall()
790 CCValAssign &VA = ArgLocs[I]; in canUseSiblingCall()
819 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall() local
820 CCState ArgCCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), ArgLocs, in LowerCall()
826 if (IsTailCall && !canUseSiblingCall(ArgCCInfo, ArgLocs)) in LowerCall()
[all …]
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCFastISel.cpp | 1202 SmallVector<CCValAssign, 16> ArgLocs; in processCallArgs() local
1203 CCState CCInfo(CC, IsVarArg, *FuncInfo.MF, TM, ArgLocs, *Context); in processCallArgs()
1212 for (unsigned I = 0, E = ArgLocs.size(); I != E; ++I) { in processCallArgs()
1213 CCValAssign &VA = ArgLocs[I]; in processCallArgs()
1249 for (unsigned I = 0, E = ArgLocs.size(); I != E; ++I) { in processCallArgs()
1250 CCValAssign &VA = ArgLocs[I]; in processCallArgs()
|
| D | PPCISelLowering.cpp | 2242 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments_32SVR4() local
2244 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments_32SVR4()
2252 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments_32SVR4()
2253 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments_32SVR4()
3737 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall_32SVR4() local
3739 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCall_32SVR4()
3818 for (unsigned i = 0, j = 0, e = ArgLocs.size(); in LowerCall_32SVR4()
3821 CCValAssign &VA = ArgLocs[i]; in LowerCall_32SVR4()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMFastISel.cpp | 1885 SmallVector<CCValAssign, 16> ArgLocs; in ProcessCallArgs() local
1886 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, ArgLocs, *Context); in ProcessCallArgs()
1892 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in ProcessCallArgs()
1893 CCValAssign &VA = ArgLocs[i]; in ProcessCallArgs()
1907 !VA.isRegLoc() || !ArgLocs[++i].isRegLoc()) in ProcessCallArgs()
1942 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in ProcessCallArgs()
1943 CCValAssign &VA = ArgLocs[i]; in ProcessCallArgs()
1990 CCValAssign &NextVA = ArgLocs[++i]; in ProcessCallArgs()
|
| D | ARMISelLowering.cpp | 1419 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall() local
1421 getTargetMachine(), ArgLocs, *DAG.getContext(), Call); in LowerCall()
1446 for (unsigned i = 0, realArgIdx = 0, e = ArgLocs.size(); in LowerCall()
1449 CCValAssign &VA = ArgLocs[i]; in LowerCall()
1481 VA, ArgLocs[++i], StackPtr, MemOpChains, Flags); in LowerCall()
1483 VA = ArgLocs[++i]; // skip ahead to next loc in LowerCall()
1486 VA, ArgLocs[++i], StackPtr, MemOpChains, Flags); in LowerCall()
1494 PassF64ArgInRegs(dl, DAG, Chain, Arg, RegsToPass, VA, ArgLocs[++i], in LowerCall()
1986 SmallVector<CCValAssign, 16> ArgLocs; in IsEligibleForTailCallOptimization() local
1988 getTargetMachine(), ArgLocs, *DAG.getContext(), Call); in IsEligibleForTailCallOptimization()
[all …]
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 1200 SmallVector<CCValAssign, 16> ArgLocs; in ProcessCallArgs() local
1201 CCState CCInfo(CC, false, *FuncInfo.MF, TM, ArgLocs, *Context); in ProcessCallArgs()
1213 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in ProcessCallArgs()
1214 CCValAssign &VA = ArgLocs[i]; in ProcessCallArgs()
|
| D | AArch64ISelLowering.cpp | 1652 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
1654 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments()
1685 assert(ArgLocs.size() == Ins.size()); in LowerFormalArguments()
1687 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
1688 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments()
2009 SmallVector<CCValAssign, 16> ArgLocs; in isEligibleForTailCallOptimization() local
2011 getTargetMachine(), ArgLocs, *DAG.getContext()); in isEligibleForTailCallOptimization()
2014 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) in isEligibleForTailCallOptimization()
2015 if (!ArgLocs[i].isRegLoc()) in isEligibleForTailCallOptimization()
2053 SmallVector<CCValAssign, 16> ArgLocs; in isEligibleForTailCallOptimization() local
[all …]
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 2408 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall() local
2410 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerCall()
2456 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCall()
2458 CCValAssign &VA = ArgLocs[i]; in LowerCall()
2660 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
2662 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments()
2676 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
2677 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments()
2757 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
|
| /external/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 364 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
366 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments()
397 CCValAssign &VA = ArgLocs[ArgIdx++]; in LowerFormalArguments()
438 Reg = ArgLocs[ArgIdx++].getLocReg(); in LowerFormalArguments()
|
| D | R600ISelLowering.cpp | 1665 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
1667 getTargetMachine(), ArgLocs, *DAG.getContext()); in LowerFormalArguments()
1678 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments()
|
| /external/llvm/lib/Target/X86/ |
| D | X86FastISel.cpp | 2827 SmallVector<CCValAssign, 16> ArgLocs; in DoSelectCall() local
2828 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, ArgLocs, in DoSelectCall()
2848 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in DoSelectCall()
2849 CCValAssign &VA = ArgLocs[i]; in DoSelectCall()
|
| D | X86ISelLowering.cpp | 2253 SmallVector<CCValAssign, 16> ArgLocs; in LowerFormalArguments() local
2255 ArgLocs, *DAG.getContext()); in LowerFormalArguments()
2265 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
2266 CCValAssign &VA = ArgLocs[i]; in LowerFormalArguments()
2338 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerFormalArguments()
2616 SmallVector<CCValAssign, 16> ArgLocs; in LowerCall() local
2618 ArgLocs, *DAG.getContext()); in LowerCall()
2658 assert(ArgLocs.back().getLocMemOffset() == 0 && in LowerCall()
2680 for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) { in LowerCall()
2686 CCValAssign &VA = ArgLocs[i]; in LowerCall()
[all …]
|
| /external/clang/lib/Sema/ |
| D | SemaTemplateInstantiateDecl.cpp | 2365 SmallVector<TemplateArgumentLoc, 4> ArgLocs; in VisitClassTemplateSpecializationDecl() local
2367 ArgLocs.push_back(Loc.getArgLoc(I)); in VisitClassTemplateSpecializationDecl()
2368 if (SemaRef.Subst(ArgLocs.data(), ArgLocs.size(), in VisitClassTemplateSpecializationDecl()
|