Home
last modified time | relevance | path

Searched refs:CP0TCSt_TCU2 (Results 1 – 3 of 3) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c280 .CP0_TCStatus_rw_bitmask = (0 << CP0TCSt_TCU3) | (0 << CP0TCSt_TCU2) |
Dcpu.h157 #define CP0TCSt_TCU2 30 macro
Dop_helper.c695 | (1 << CP0TCSt_TCU2) in sync_c0_status()