Home
last modified time | relevance | path

Searched refs:FGR64RegClass (Results 1 – 4 of 4) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsRegisterInfo.cpp159 for (RegIter Reg = Mips::FGR64RegClass.begin(), in getReservedRegs()
160 EReg = Mips::FGR64RegClass.end(); Reg != EReg; ++Reg) in getReservedRegs()
DMipsSEInstrInfo.cpp143 else if (Mips::FGR64RegClass.contains(DestReg, SrcReg)) in copyPhysReg()
152 else if (Mips::FGR64RegClass.contains(SrcReg)) in copyPhysReg()
160 else if (Mips::FGR64RegClass.contains(DestReg)) in copyPhysReg()
209 else if (Mips::FGR64RegClass.hasSubClassEq(RC)) in storeRegToStack()
250 else if (Mips::FGR64RegClass.hasSubClassEq(RC)) in loadRegFromStack()
DMipsISelLowering.cpp1455 const auto &FGR64RegClass = TRI->getRegClass(Mips::FGR64RegClassID); in emitSEL_D() local
1457 unsigned Fc2 = RegInfo.createVirtualRegister(FGR64RegClass); in emitSEL_D()
3093 return std::make_pair(0U, &Mips::FGR64RegClass); in getRegForInlineAsmConstraint()
DMipsSEISelLowering.cpp110 addRegisterClass(MVT::f64, &Mips::FGR64RegClass); in MipsSETargetLowering()