Home
last modified time | relevance | path

Searched refs:IsSP (Results 1 – 8 of 8) sorted by relevance

/external/chromium_org/v8/src/arm64/
Dassembler-arm64-inl.h154 inline bool CPURegister::IsSP() const { in IsSP() function
346 DCHECK(!reg.IsSP());
358 DCHECK(!reg.IsSP());
474 DCHECK(!regoffset.IsSP());
489 DCHECK(regoffset.Is64Bits() && !regoffset.IsSP());
513 DCHECK(regoffset_.Is64Bits() && !regoffset_.IsSP());
527 DCHECK(!regoffset_.IsSP());
Dassembler-arm64.cc1730 if (rd.IsSP() || rm.IsSP()) { in mov()
2173 if (rn.IsSP() || rd.IsSP()) { in AddSub()
2174 DCHECK(!(rd.IsSP() && (S == SetFlags))); in AddSub()
Dmacro-assembler-arm64.cc206 Register temp = rd.IsSP() ? temps.AcquireSameSizeAs(rd) : rd; in Mov()
232 if (rd.IsSP()) { in Mov()
249 Register dst = (rd.IsSP()) ? temps.AcquireSameSizeAs(rd) : rd; in Mov()
290 DCHECK(rd.IsSP()); in Mov()
419 if (IsImmMovz(imm, reg_size) && !dst.IsSP()) { in TryOneInstrMoveImmediate()
424 } else if (IsImmMovn(imm, reg_size) && !dst.IsSP()) { in TryOneInstrMoveImmediate()
Dmacro-assembler-arm64-inl.h444 DCHECK(!rd.IsSP() && rd.Is64Bits()); in CzeroX()
456 DCHECK(!rd.IsSP()); in CmovX()
Dassembler-arm64.h72 bool IsSP() const;
/external/vixl/src/a64/
Dassembler-a64.cc221 VIXL_ASSERT(!reg.IsSP()); in Operand()
232 VIXL_ASSERT(!reg.IsSP()); in Operand()
284 VIXL_ASSERT(!regoffset.IsSP()); in MemOperand()
299 VIXL_ASSERT(regoffset.Is64Bits() && !regoffset.IsSP()); in MemOperand()
321 VIXL_ASSERT(regoffset_.Is64Bits() && !regoffset_.IsSP()); in MemOperand()
335 VIXL_ASSERT(!regoffset_.IsSP()); in MemOperand()
1172 if (rd.IsSP() || rm.IsSP()) { in mov()
1606 if (rn.IsSP() || rd.IsSP()) { in AddSub()
1607 VIXL_ASSERT(!(rd.IsSP() && (S == SetFlags))); in AddSub()
Dmacro-assembler-a64.cc293 if (IsImmMovz(imm, reg_size) && !rd.IsSP()) { in Mov()
297 } else if (IsImmMovn(imm, reg_size) && !rd.IsSP()) { in Mov()
324 Register temp = rd.IsSP() ? temps.AcquireSameSizeAs(rd) : rd; in Mov()
351 if (rd.IsSP()) { in Mov()
Dassembler-a64.h157 inline bool IsSP() const { in IsSP() function