/external/apache-xml/src/main/java/org/apache/xpath/compiler/ |
D | OpCodes.java | 103 public static final int OP_AND = 3; field in OpCodes
|
D | Compiler.java | 127 case OpCodes.OP_AND : in compile()
|
/external/chromium_org/third_party/angle/src/compiler/preprocessor/ |
D | Token.h | 37 OP_AND, enumerator
|
D | ExpressionParser.y | 219 case pp::Token::OP_AND:
|
D | Tokenizer.l | 168 return pp::Token::OP_AND;
|
D | ExpressionParser.cpp | 1915 case pp::Token::OP_AND: in yylex()
|
/external/chromium_org/third_party/angle/tests/preprocessor_tests/ |
D | operator_test.cpp | 63 {"&&", pp::Token::OP_AND},
|
/external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
D | nv50_ir_target_nvc0.cpp | 229 { OP_AND, 0x0, 0x0, 0x3, 0x0, 0x2, 0x2 | 0x8 }, 480 case OP_AND: in isModSupported() 615 case OP_AND: in getThroughput()
|
D | nv50_ir_lowering_nvc0.cpp | 677 bld.mkOp2(OP_AND, TYPE_U32, tmp[0], tmp[1], in handleTEX() 687 bld.mkOp2(OP_AND, TYPE_U32, tmp[0], tmp[1], in handleTEX() 912 bld.mkOp2(OP_AND, TYPE_U32, face, face, bld.mkImm(0x80000000)); in handleRDSV()
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/ |
D | nv50_ir_target_nvc0.cpp | 229 { OP_AND, 0x0, 0x0, 0x3, 0x0, 0x2, 0x2 | 0x8 }, 480 case OP_AND: in isModSupported() 615 case OP_AND: in getThroughput()
|
D | nv50_ir_lowering_nvc0.cpp | 677 bld.mkOp2(OP_AND, TYPE_U32, tmp[0], tmp[1], in handleTEX() 687 bld.mkOp2(OP_AND, TYPE_U32, tmp[0], tmp[1], in handleTEX() 912 bld.mkOp2(OP_AND, TYPE_U32, face, face, bld.mkImm(0x80000000)); in handleRDSV()
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
D | nv50_ir_target_nv50.cpp | 94 { OP_AND, 0x0, 0x0, 0x3, 0x0, 0x0, 0x0, 0x0, 0x2 }, 415 case OP_AND: in isModSupported()
|
D | nv50_ir_lowering_nv50.cpp | 908 bld.mkOp2(OP_AND, TYPE_U32, def, def, bld.mkImm(0x80000000)); in handleRDSV() 929 bld.mkOp2(OP_AND, TYPE_U32, def, tid, bld.mkImm(0x0000ffff)); in handleRDSV() 931 bld.mkOp2(OP_AND, TYPE_U32, def, tid, bld.mkImm(0x03ff0000)); in handleRDSV()
|
D | nv50_ir_emit_nv50.cpp | 1284 assert(i->op == OP_AND); in emitLogicOp() 1293 case OP_AND: code[1] = 0x04000000; break; in emitLogicOp() 1589 case OP_AND: in emitInstruction()
|
D | nv50_ir_peephole.cpp | 466 case OP_AND: in expr() 756 i->op = OP_AND; in opnd() 1118 if ((logop->op == OP_AND || logop->op == OP_OR) && in handleLOGOP() 1137 operation redOp = (logop->op == OP_AND ? OP_SET_AND : in handleLOGOP() 1234 case OP_AND: in visit()
|
D | nv50_ir.h | 62 OP_AND, enumerator
|
D | nv50_ir_from_sm4.cpp | 356 case SM4_OPCODE_AND: return OP_AND; in cvtOpcode() 465 case SM4_OPCODE_ATOMIC_AND: return OP_AND; in cvtOpcode()
|
/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
D | nv50_ir_target_nv50.cpp | 94 { OP_AND, 0x0, 0x0, 0x3, 0x0, 0x0, 0x0, 0x0, 0x2 }, 415 case OP_AND: in isModSupported()
|
D | nv50_ir_lowering_nv50.cpp | 908 bld.mkOp2(OP_AND, TYPE_U32, def, def, bld.mkImm(0x80000000)); in handleRDSV() 929 bld.mkOp2(OP_AND, TYPE_U32, def, tid, bld.mkImm(0x0000ffff)); in handleRDSV() 931 bld.mkOp2(OP_AND, TYPE_U32, def, tid, bld.mkImm(0x03ff0000)); in handleRDSV()
|
D | nv50_ir_emit_nv50.cpp | 1284 assert(i->op == OP_AND); in emitLogicOp() 1293 case OP_AND: code[1] = 0x04000000; break; in emitLogicOp() 1589 case OP_AND: in emitInstruction()
|
D | nv50_ir_peephole.cpp | 466 case OP_AND: in expr() 756 i->op = OP_AND; in opnd() 1118 if ((logop->op == OP_AND || logop->op == OP_OR) && in handleLOGOP() 1137 operation redOp = (logop->op == OP_AND ? OP_SET_AND : in handleLOGOP() 1234 case OP_AND: in visit()
|
D | nv50_ir.h | 62 OP_AND, enumerator
|
D | nv50_ir_from_sm4.cpp | 356 case SM4_OPCODE_AND: return OP_AND; in cvtOpcode() 465 case SM4_OPCODE_ATOMIC_AND: return OP_AND; in cvtOpcode()
|
/external/chromium_org/base/test/ |
D | trace_event_analyzer.h | 452 OP_AND, enumerator 526 return operator_ != OP_INVALID && operator_ < OP_AND; in is_comparison_operator()
|
D | trace_event_analyzer.cc | 276 case OP_AND: in Evaluate() 577 return Query(*this, rhs, OP_AND); in operator &&()
|