Searched refs:SPECIAL2 (Results 1 – 11 of 11) sorted by relevance
| /external/chromium_org/v8/src/mips/ |
| D | constants-mips.cc | 260 case SPECIAL2: in InstructionType()
|
| D | constants-mips.h | 341 SPECIAL2 = ((3 << 3) + 4) << kOpcodeShift, enumerator
877 case SPECIAL2: in SecondaryValue()
|
| D | disasm-mips.cc | 815 case SPECIAL2: in DecodeTypeRegister()
|
| D | simulator-mips.cc | 2086 case SPECIAL2: in ConfigureTypeRegister()
2641 case SPECIAL2: in DecodeTypeRegister()
|
| D | assembler-mips.cc | 1487 GenInstrRegister(SPECIAL2, rs, rt, rd, 0, MUL); in mul()
1925 GenInstrRegister(SPECIAL2, rs, rd, rd, 0, CLZ); in clz()
|
| /external/chromium_org/v8/src/mips64/ |
| D | constants-mips64.cc | 277 case SPECIAL2: in InstructionType()
|
| D | constants-mips64.h | 310 SPECIAL2 = ((3 << 3) + 4) << kOpcodeShift, enumerator
891 case SPECIAL2: in SecondaryValue()
|
| D | disasm-mips64.cc | 942 case SPECIAL2: in DecodeTypeRegister()
|
| D | simulator-mips64.cc | 2211 case SPECIAL2: in ConfigureTypeRegister()
2766 case SPECIAL2: in DecodeTypeRegister()
|
| D | assembler-mips64.cc | 1468 GenInstrRegister(SPECIAL2, rs, rt, rd, 0, MUL); in mul()
2172 GenInstrRegister(SPECIAL2, rs, rd, rd, 0, CLZ); in clz()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsInstrFormats.td | 852 let Inst{31-26} = 0b011100; // SPECIAL2
|