| /external/llvm/lib/Target/ARM/ |
| D | ARMTargetTransformInfo.cpp | 454 {ISD::VECTOR_SHUFFLE, MVT::v2i32, 1}, in getShuffleCost()
455 {ISD::VECTOR_SHUFFLE, MVT::v2f32, 1}, in getShuffleCost()
456 {ISD::VECTOR_SHUFFLE, MVT::v2i64, 1}, in getShuffleCost()
457 {ISD::VECTOR_SHUFFLE, MVT::v2f64, 1}, in getShuffleCost()
459 {ISD::VECTOR_SHUFFLE, MVT::v4i32, 2}, in getShuffleCost()
460 {ISD::VECTOR_SHUFFLE, MVT::v4f32, 2}, in getShuffleCost()
461 {ISD::VECTOR_SHUFFLE, MVT::v8i16, 2}, in getShuffleCost()
462 {ISD::VECTOR_SHUFFLE, MVT::v16i8, 2}}; in getShuffleCost()
466 int Idx = CostTableLookup(NEONShuffleTbl, ISD::VECTOR_SHUFFLE, LT.second); in getShuffleCost()
477 {ISD::VECTOR_SHUFFLE, MVT::v2f32, 1}, in getShuffleCost()
[all …]
|
| D | ARMISelLowering.cpp | 116 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Custom); in addTypeForNEON()
560 setTargetDAGCombine(ISD::VECTOR_SHUFFLE); in ARMTargetLowering()
6235 case ISD::VECTOR_SHUFFLE: return LowerVECTOR_SHUFFLE(Op, DAG); in LowerOperation()
9639 case ISD::VECTOR_SHUFFLE: return PerformVECTOR_SHUFFLECombine(N, DCI.DAG); in PerformDAGCombine()
|
| /external/llvm/lib/Target/X86/ |
| D | X86TargetTransformInfo.cpp | 434 {ISD::VECTOR_SHUFFLE, MVT::v4i64, 1}, // vblendpd in getShuffleCost()
435 {ISD::VECTOR_SHUFFLE, MVT::v4f64, 1}, // vblendpd in getShuffleCost()
437 {ISD::VECTOR_SHUFFLE, MVT::v8i32, 1}, // vblendps in getShuffleCost()
438 {ISD::VECTOR_SHUFFLE, MVT::v8f32, 1}, // vblendps in getShuffleCost()
442 {ISD::VECTOR_SHUFFLE, MVT::v16i16, 5}, in getShuffleCost()
446 {ISD::VECTOR_SHUFFLE, MVT::v32i8, 9} in getShuffleCost()
450 int Idx = CostTableLookup(AVXAltShuffleTbl, ISD::VECTOR_SHUFFLE, LT.second); in getShuffleCost()
457 {ISD::VECTOR_SHUFFLE, MVT::v2i64, 1}, in getShuffleCost()
458 {ISD::VECTOR_SHUFFLE, MVT::v2f64, 1}, in getShuffleCost()
462 {ISD::VECTOR_SHUFFLE, MVT::v4i32, 1}, in getShuffleCost()
[all …]
|
| D | X86InstrFragmentsSIMD.td | 182 // Specific shuffle nodes - At some point ISD::VECTOR_SHUFFLE will always get
|
| D | X86ISelLowering.cpp | 820 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Expand); in resetOperationActions()
935 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v4f32, Custom); in resetOperationActions()
994 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Custom); in resetOperationActions()
1000 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v2f64, Custom); in resetOperationActions()
1001 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v2i64, Custom); in resetOperationActions()
1299 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Custom); in resetOperationActions()
1471 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Custom); in resetOperationActions()
1558 setTargetDAGCombine(ISD::VECTOR_SHUFFLE); in resetOperationActions()
5789 case ISD::VECTOR_SHUFFLE: { in LowerVectorBroadcast()
8322 if (NewV.getOpcode() == ISD::VECTOR_SHUFFLE && Subtarget->hasSSE2()) { in LowerVECTOR_SHUFFLEv8i16()
[all …]
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 284 VECTOR_SHUFFLE, enumerator
|
| D | SelectionDAGNodes.h | 1307 : SDNode(ISD::VECTOR_SHUFFLE, Order, dl, getSDVTList(VT)), Mask(M) {
1334 return N->getOpcode() == ISD::VECTOR_SHUFFLE;
|
| /external/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 72 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v8i32, Expand); in SITargetLowering()
73 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v8f32, Expand); in SITargetLowering()
74 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16i32, Expand); in SITargetLowering()
75 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16f32, Expand); in SITargetLowering()
|
| D | AMDGPUISelLowering.cpp | 326 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Expand); in AMDGPUTargetLowering()
356 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Expand); in AMDGPUTargetLowering()
|
| /external/llvm/test/CodeGen/ARM/ |
| D | vext.ll | 165 ; this rather than blindly emitting a VECTOR_SHUFFLE (infinite
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 203 case ISD::VECTOR_SHUFFLE: return "vector_shuffle"; in getOperationName()
|
| D | LegalizeVectorTypes.cpp | 68 case ISD::VECTOR_SHUFFLE: R = ScalarizeVecRes_VECTOR_SHUFFLE(N); break; in ScalarizeVectorResult()
580 case ISD::VECTOR_SHUFFLE: in SplitVectorResult()
1566 case ISD::VECTOR_SHUFFLE: in WidenVectorResult()
|
| D | SelectionDAG.cpp | 531 case ISD::VECTOR_SHUFFLE: { in AddNodeIDCustom()
1578 AddNodeIDNode(ID, ISD::VECTOR_SHUFFLE, getVTList(VT), Ops); in getVectorShuffle()
3584 case ISD::VECTOR_SHUFFLE: in getNode()
|
| D | DAGCombiner.cpp | 1269 case ISD::VECTOR_SHUFFLE: return visitVECTOR_SHUFFLE(N); in visit()
2529 if (N0.getOpcode() == ISD::VECTOR_SHUFFLE && Level < AfterLegalizeDAG) { in SimplifyBinOpWithSameOpcodeHands()
9889 if (InVec.getOpcode() == ISD::VECTOR_SHUFFLE in visitEXTRACT_VECTOR_ELT()
10232 !TLI.isOperationLegalOrCustom(ISD::VECTOR_SHUFFLE, VT)) in visitBUILD_VECTOR()
10681 if (N0.getOpcode() == ISD::VECTOR_SHUFFLE && Level < AfterLegalizeDAG && in visitVECTOR_SHUFFLE()
|
| D | LegalizeDAG.cpp | 3315 case ISD::VECTOR_SHUFFLE: { in ExpandNode()
4270 case ISD::VECTOR_SHUFFLE: { in PromoteNode()
|
| D | LegalizeIntegerTypes.cpp | 84 case ISD::VECTOR_SHUFFLE: in PromoteIntegerResult()
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 166 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Expand); in InitAMDILLowering()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 166 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Expand); in InitAMDILLowering()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 1390 case ShuffleVector: return ISD::VECTOR_SHUFFLE; in InstructionOpcodeToISD()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 412 setOperationAction(ISD::VECTOR_SHUFFLE, VT, Promote); in PPCTargetLowering()
413 AddPromotedToType (ISD::VECTOR_SHUFFLE, VT, MVT::v16i8); in PPCTargetLowering()
483 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16i8, Custom); in PPCTargetLowering()
575 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v2f64, Legal); in PPCTargetLowering()
597 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v2i64, Legal); in PPCTargetLowering()
6168 case ISD::VECTOR_SHUFFLE: return LowerVECTOR_SHUFFLE(Op, DAG); in LowerOperation()
|
| D | PPCISelDAGToDAG.cpp | 1349 case ISD::VECTOR_SHUFFLE: in Select()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 271 setOperationAction(ISD::VECTOR_SHUFFLE, Ty, Custom); in addMSAIntType()
374 case ISD::VECTOR_SHUFFLE: return lowerVECTOR_SHUFFLE(Op, DAG); in LowerOperation()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 459 def vector_shuffle : SDNode<"ISD::VECTOR_SHUFFLE", SDTVecShuffle, []>;
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 512 setOperationAction(ISD::VECTOR_SHUFFLE, VT.getSimpleVT(), Custom); in addTypeForNEON()
1580 case ISD::VECTOR_SHUFFLE: in LowerOperation()
|