/external/llvm/include/llvm/CodeGen/ |
D | SelectionDAG.h | 391 SDVTList getVTList(EVT VT1, EVT VT2); 392 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3); 393 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4); 876 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, EVT VT2); 877 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 879 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 881 SDNode *SelectNodeTo(SDNode *N, unsigned MachineOpc, EVT VT1, 883 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 885 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 887 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, [all …]
|
/external/llvm/include/llvm/IR/ |
D | LegacyPassNameParser.h | 92 static int ValLessThan(const PassNameParser::OptionInfo *VT1, in ValLessThan() argument 94 return std::strcmp(VT1->Name, VT2->Name); in ValLessThan()
|
/external/eigen/unsupported/test/ |
D | FFTW.cpp | 28 template <typename VT1,typename VT2> 29 long double fft_rmse( const VT1 & fftbuf,const VT2 & timebuf) in fft_rmse() 50 template <typename VT1,typename VT2> 51 long double dif_rmse( const VT1 buf1,const VT2 buf2) in dif_rmse()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.h | 106 bool isTruncateFree(EVT VT1, EVT VT2) const override; 117 bool isZExtFree(EVT VT1, EVT VT2) const override;
|
D | MSP430ISelLowering.cpp | 1171 bool MSP430TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 1172 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 1175 return (VT1.getSizeInBits() > VT2.getSizeInBits()); in isTruncateFree() 1183 bool MSP430TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree() argument 1185 return 0 && VT1 == MVT::i8 && VT2 == MVT::i16; in isZExtFree()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAG.cpp | 1775 SDValue SelectionDAG::CreateStackTemporary(EVT VT1, EVT VT2) { in CreateStackTemporary() argument 1776 unsigned Bytes = std::max(VT1.getStoreSizeInBits(), in CreateStackTemporary() 1778 Type *Ty1 = VT1.getTypeForEVT(*getContext()); in CreateStackTemporary() 5124 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2) { in getVTList() argument 5127 ID.AddInteger(VT1.getRawBits()); in getVTList() 5134 Array[0] = VT1; in getVTList() 5142 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3) { in getVTList() argument 5145 ID.AddInteger(VT1.getRawBits()); in getVTList() 5153 Array[0] = VT1; in getVTList() 5162 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4) { in getVTList() argument [all …]
|
/external/kernel-headers/original/uapi/asm-generic/ |
D | termbits.h | 106 #define VT1 0040000 macro
|
/external/kernel-headers/original/uapi/asm-mips/asm/ |
D | termbits.h | 126 #define VT1 0040000 macro
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 690 bool isTruncateFree(EVT VT1, EVT VT2) const override; 703 bool isZExtFree(EVT VT1, EVT VT2) const override; 715 bool isNarrowingProfitable(EVT VT1, EVT VT2) const override;
|
D | X86ISelLowering.cpp | 16747 bool X86TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 16748 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 16750 unsigned NumBits1 = VT1.getSizeInBits(); in isTruncateFree() 16760 bool X86TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree() argument 16762 return VT1 == MVT::i32 && VT2 == MVT::i64 && Subtarget->is64Bit(); in isZExtFree() 16766 EVT VT1 = Val.getValueType(); in isZExtFree() local 16767 if (isZExtFree(VT1, VT2)) in isZExtFree() 16773 if (!VT1.isSimple() || !VT1.isInteger() || in isZExtFree() 16777 switch (VT1.getSimpleVT().SimpleTy) { in isZExtFree() 16810 bool X86TargetLowering::isNarrowingProfitable(EVT VT1, EVT VT2) const { in isNarrowingProfitable() argument [all …]
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.h | 96 bool isTruncateFree(EVT VT1, EVT VT2) const override;
|
D | HexagonISelLowering.cpp | 1498 bool HexagonTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 1499 if (!VT1.isSimple() || !VT2.isSimple()) { in isTruncateFree() 1502 return ((VT1.getSimpleVT() == MVT::i64) && (VT2.getSimpleVT() == MVT::i32)); in isTruncateFree()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 276 bool isTruncateFree(EVT VT1, EVT VT2) const override; 279 bool isZExtFree(EVT VT1, EVT VT2) const override;
|
D | AArch64ISelLowering.cpp | 6086 bool AArch64TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 6087 if (VT1.isVector() || VT2.isVector() || !VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 6089 unsigned NumBits1 = VT1.getSizeInBits(); in isTruncateFree() 6103 bool AArch64TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree() argument 6104 if (VT1.isVector() || VT2.isVector() || !VT1.isInteger() || !VT2.isInteger()) in isZExtFree() 6106 unsigned NumBits1 = VT1.getSizeInBits(); in isZExtFree() 6112 EVT VT1 = Val.getValueType(); in isZExtFree() local 6113 if (isZExtFree(VT1, VT2)) { in isZExtFree() 6121 return (VT1.isSimple() && !VT1.isVector() && VT1.isInteger() && in isZExtFree() 6123 VT1.getSizeInBits() <= 32); in isZExtFree()
|
/external/llvm/lib/Target/R600/ |
D | AMDGPUISelLowering.h | 116 bool isNarrowingProfitable(EVT VT1, EVT VT2) const override;
|
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 682 EVT VT1; in getRegisterType() local 685 (void)getVectorTypeBreakdown(Context, VT, VT1, in getRegisterType() 710 EVT VT1; in getNumRegisters() local 713 return getVectorTypeBreakdown(Context, VT, VT1, NumIntermediates, VT2); in getNumRegisters()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 466 bool isTruncateFree(EVT VT1, EVT VT2) const override;
|
D | PPCISelLowering.cpp | 8918 bool PPCTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 8919 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 8921 unsigned NumBits1 = VT1.getSizeInBits(); in isTruncateFree()
|
/external/llvm/lib/Target/XCore/ |
D | XCoreISelLowering.cpp | 191 EVT VT1 = Val.getValueType(); in isZExtFree() local 192 if (!VT1.isSimple() || !VT1.isInteger() || in isZExtFree() 196 switch (VT1.getSimpleVT().SimpleTy) { in isZExtFree()
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEISelLowering.cpp | 51 for (unsigned VT1 = FirstVT; VT1 <= LastVT; ++VT1) in MipsSETargetLowering() local 53 (MVT::SimpleValueType)VT1, Expand); in MipsSETargetLowering()
|
/external/llvm/lib/Transforms/Vectorize/ |
D | BBVectorize.cpp | 1038 Type *VT1 = getVecTypeForPair(IT1, JT1), in areInstsCompatible() local 1082 unsigned VCost = getInstrCost(I->getOpcode(), VT1, VT2, Op1VK, Op2VK); in areInstsCompatible() 1090 unsigned VParts1 = TTI->getNumberOfParts(VT1), in areInstsCompatible()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 9767 EVT VT1 = Val.getValueType(); in isZExtFree() local 9768 if (!VT1.isSimple() || !VT1.isInteger() || in isZExtFree() 9772 switch (VT1.getSimpleVT().SimpleTy) { in isZExtFree()
|
/external/chromium_org/media/test/data/ |
D | bear-1280x720.ts | 3114 2�fyՅ�o�O�%|9�,K�����V�?���gm���|�wp�5��S;���G�A�VT1;^ftC^����ӛ���I��I.�����DH��;…
|
D | bear-1280x720_ptswraparound.ts | 3095 2�fyՅ�o�O�%|9�,K�����V�?���gm���|�wp�5��S;���G�A�VT1;^ftC^����ӛ���I��I.�����DH��;…
|