| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i965/ |
| D | gen7_misc_state.c | 39 struct intel_renderbuffer *drb = intel_get_renderbuffer(fb, BUFFER_DEPTH); in emit_depthbuffer() local
65 if (drb) in emit_depthbuffer()
66 depth_mt = drb->mt; in emit_depthbuffer()
159 draw_x = drb->draw_x; in emit_depthbuffer()
160 draw_y = drb->draw_y; in emit_depthbuffer()
201 OUT_BATCH((((drb->Base.Base.Width + tile_x) - 1) << 4) | in emit_depthbuffer()
202 (((drb->Base.Base.Height + tile_y) - 1) << 18)); in emit_depthbuffer()
|
| D | brw_misc_state.c | 208 struct intel_renderbuffer *drb = intel_get_renderbuffer(fb, BUFFER_DEPTH); in brw_depthbuffer_format() local
211 if (!drb && in brw_depthbuffer_format()
216 drb = srb; in brw_depthbuffer_format()
219 if (!drb) in brw_depthbuffer_format()
222 switch (drb->mt->format) { in brw_depthbuffer_format()
251 _mesa_get_format_name(intel_rb_format(drb))); in brw_depthbuffer_format()
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | gen7_misc_state.c | 39 struct intel_renderbuffer *drb = intel_get_renderbuffer(fb, BUFFER_DEPTH); in emit_depthbuffer() local
65 if (drb) in emit_depthbuffer()
66 depth_mt = drb->mt; in emit_depthbuffer()
159 draw_x = drb->draw_x; in emit_depthbuffer()
160 draw_y = drb->draw_y; in emit_depthbuffer()
201 OUT_BATCH((((drb->Base.Base.Width + tile_x) - 1) << 4) | in emit_depthbuffer()
202 (((drb->Base.Base.Height + tile_y) - 1) << 18)); in emit_depthbuffer()
|
| D | brw_misc_state.c | 208 struct intel_renderbuffer *drb = intel_get_renderbuffer(fb, BUFFER_DEPTH); in brw_depthbuffer_format() local
211 if (!drb && in brw_depthbuffer_format()
216 drb = srb; in brw_depthbuffer_format()
219 if (!drb) in brw_depthbuffer_format()
222 switch (drb->mt->format) { in brw_depthbuffer_format()
251 _mesa_get_format_name(intel_rb_format(drb))); in brw_depthbuffer_format()
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/ |
| D | radeon_state_init.c | 299 struct radeon_renderbuffer *rrb, *drb; in check_always_ctx() local
307 drb = radeon_get_depthbuffer(&r100->radeon); in check_always_ctx()
310 if (drb) in check_always_ctx()
322 struct radeon_renderbuffer *rrb, *drb; in ctx_emit_cs() local
357 drb = radeon_get_depthbuffer(&r100->radeon); in ctx_emit_cs()
358 if (drb) { in ctx_emit_cs()
359 zbpitch = (drb->pitch / drb->cpp); in ctx_emit_cs()
360 if (drb->cpp == 4) in ctx_emit_cs()
375 if (drb) { in ctx_emit_cs()
377 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
|
| /external/mesa3d/src/mesa/drivers/dri/radeon/ |
| D | radeon_state_init.c | 299 struct radeon_renderbuffer *rrb, *drb; in check_always_ctx() local
307 drb = radeon_get_depthbuffer(&r100->radeon); in check_always_ctx()
310 if (drb) in check_always_ctx()
322 struct radeon_renderbuffer *rrb, *drb; in ctx_emit_cs() local
357 drb = radeon_get_depthbuffer(&r100->radeon); in ctx_emit_cs()
358 if (drb) { in ctx_emit_cs()
359 zbpitch = (drb->pitch / drb->cpp); in ctx_emit_cs()
360 if (drb->cpp == 4) in ctx_emit_cs()
375 if (drb) { in ctx_emit_cs()
377 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i915/ |
| D | i915_vtbl.c | 584 struct gl_renderbuffer *drb; in i915_set_draw_region() local
634 drb = ctx->DrawBuffer->Attachment[BUFFER_DEPTH].Renderbuffer; in i915_set_draw_region()
635 if (!drb) in i915_set_draw_region()
636 drb = ctx->DrawBuffer->Attachment[BUFFER_STENCIL].Renderbuffer; in i915_set_draw_region()
638 if (drb) in i915_set_draw_region()
639 idrb = intel_renderbuffer(drb); in i915_set_draw_region()
|
| D | i830_vtbl.c | 620 struct gl_renderbuffer *drb; in i830_set_draw_region() local
660 drb = ctx->DrawBuffer->Attachment[BUFFER_DEPTH].Renderbuffer; in i830_set_draw_region()
661 if (!drb) in i830_set_draw_region()
662 drb = ctx->DrawBuffer->Attachment[BUFFER_STENCIL].Renderbuffer; in i830_set_draw_region()
664 if (drb) in i830_set_draw_region()
665 idrb = intel_renderbuffer(drb); in i830_set_draw_region()
|
| /external/mesa3d/src/mesa/drivers/dri/i915/ |
| D | i915_vtbl.c | 584 struct gl_renderbuffer *drb; in i915_set_draw_region() local
634 drb = ctx->DrawBuffer->Attachment[BUFFER_DEPTH].Renderbuffer; in i915_set_draw_region()
635 if (!drb) in i915_set_draw_region()
636 drb = ctx->DrawBuffer->Attachment[BUFFER_STENCIL].Renderbuffer; in i915_set_draw_region()
638 if (drb) in i915_set_draw_region()
639 idrb = intel_renderbuffer(drb); in i915_set_draw_region()
|
| D | i830_vtbl.c | 620 struct gl_renderbuffer *drb; in i830_set_draw_region() local
660 drb = ctx->DrawBuffer->Attachment[BUFFER_DEPTH].Renderbuffer; in i830_set_draw_region()
661 if (!drb) in i830_set_draw_region()
662 drb = ctx->DrawBuffer->Attachment[BUFFER_STENCIL].Renderbuffer; in i830_set_draw_region()
664 if (drb) in i830_set_draw_region()
665 idrb = intel_renderbuffer(drb); in i830_set_draw_region()
|
| /external/mesa3d/src/mesa/drivers/dri/r200/ |
| D | r200_state_init.c | 414 struct radeon_renderbuffer *rrb, *drb; in check_always_ctx() local
422 drb = radeon_get_depthbuffer(&r200->radeon); in check_always_ctx()
425 if (drb) in check_always_ctx()
440 struct radeon_renderbuffer *rrb, *drb; in ctx_emit_cs() local
475 drb = radeon_get_depthbuffer(&r200->radeon); in ctx_emit_cs()
476 if (drb) { in ctx_emit_cs()
477 zbpitch = (drb->pitch / drb->cpp); in ctx_emit_cs()
478 if (drb->cpp == 4) in ctx_emit_cs()
493 if (drb) { in ctx_emit_cs()
495 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/ |
| D | r200_state_init.c | 414 struct radeon_renderbuffer *rrb, *drb; in check_always_ctx() local
422 drb = radeon_get_depthbuffer(&r200->radeon); in check_always_ctx()
425 if (drb) in check_always_ctx()
440 struct radeon_renderbuffer *rrb, *drb; in ctx_emit_cs() local
475 drb = radeon_get_depthbuffer(&r200->radeon); in ctx_emit_cs()
476 if (drb) { in ctx_emit_cs()
477 zbpitch = (drb->pitch / drb->cpp); in ctx_emit_cs()
478 if (drb->cpp == 4) in ctx_emit_cs()
493 if (drb) { in ctx_emit_cs()
495 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
|