Home
last modified time | relevance | path

Searched refs:extending (Results 1 – 25 of 83) sorted by relevance

1234

/external/eigen/doc/
DPreprocessorDirectives.dox86 - \b EIGEN_ARRAY_PLUGIN - filename of plugin for extending the Array class.
87 - \b EIGEN_ARRAYBASE_PLUGIN - filename of plugin for extending the ArrayBase class.
88 - \b EIGEN_CWISE_PLUGIN - filename of plugin for extending the Cwise class.
89 - \b EIGEN_DENSEBASE_PLUGIN - filename of plugin for extending the DenseBase class.
90 …- \b EIGEN_DYNAMICSPARSEMATRIX_PLUGIN - filename of plugin for extending the DynamicSparseMatrix c…
91 - \b EIGEN_MATRIX_PLUGIN - filename of plugin for extending the Matrix class.
92 - \b EIGEN_MATRIXBASE_PLUGIN - filename of plugin for extending the MatrixBase class.
93 - \b EIGEN_PLAINOBJECTBASE_PLUGIN - filename of plugin for extending the PlainObjectBase class.
94 - \b EIGEN_QUATERNIONBASE_PLUGIN - filename of plugin for extending the QuaternionBase class.
95 - \b EIGEN_SPARSEMATRIX_PLUGIN - filename of plugin for extending the SparseMatrix class.
[all …]
/external/llvm/test/CodeGen/AArch64/
Dldst-unscaledimm.ll21 ; match a sign-extending load 8-bit -> 32-bit
28 ; match a zero-extending load volatile 8-bit -> 32-bit
35 ; match an any-extending load volatile 8-bit -> 32-bit
42 ; match a sign-extending load volatile 8-bit -> 64-bit
49 ; match a zero-extending load volatile 8-bit -> 64-bit.
82 ; match a sign-extending load 16-bit -> 32-bit
90 ; match a zero-extending load volatile 16-bit -> 32-bit. With offset that would be unaligned.
98 ; match an any-extending load volatile 16-bit -> 32-bit
106 ; match a sign-extending load volatile 16-bit -> 64-bit
114 ; match a zero-extending load volatile 16-bit -> 64-bit.
Daddsub_ext.ll18 ; Zero-extending to 32-bits
30 ; Zero-extending to 64-bits
41 ; Sign-extending to 32-bits
52 ; Sign-extending to 64-bits
93 ; Zero-extending to 32-bits
105 ; Zero-extending to 64-bits
116 ; Sign-extending to 32-bits
127 ; Sign-extending to 64-bits
Dldst-unsignedimm.ll18 ; match a sign-extending load 8-bit -> 32-bit
25 ; match a zero-extending load volatile 8-bit -> 32-bit
31 ; match an any-extending load volatile 8-bit -> 32-bit
37 ; match a sign-extending load volatile 8-bit -> 64-bit
43 ; match a zero-extending load volatile 8-bit -> 64-bit.
72 ; match a sign-extending load volatile 16-bit -> 32-bit
79 ; match a zero-extending load volatile 16-bit -> 32-bit
85 ; match an any-extending load volatile 16-bit -> 32-bit
91 ; match a sign-extending load volatile 16-bit -> 64-bit
97 ; match a zero-extending load volatile 16-bit -> 64-bit.
/external/llvm/lib/Target/Hexagon/
DHexagonOperands.td359 // this is specific to the zero extending of a negative by CombineInstr
367 // this is specific to the zero extending of a negative by CombineInstr
507 // Return true if extending this immediate is profitable and the value
522 // Return true if extending this immediate is profitable and the value
537 // Return true if extending this immediate is profitable and the value
552 // Return true if extending this immediate is profitable and the value
567 // Return true if extending this immediate is profitable and the value
583 // Return true if extending this immediate is profitable and the value
598 // Return true if extending this immediate is profitable and the value
614 // Return true if extending this immediate is profitable and the value
[all …]
DHexagonInstrFormats.td150 let TSFlags{31-27} = opExtentBits; //Number of bits of range before extending.
152 let TSFlags{33-32} = opExtentAlign; // Alignment exponent before extending.
/external/llvm/test/CodeGen/SystemZ/
Dint-move-09.ll18 ; Check sign-extending loads from i16.
28 ; Check zero-extending loads from i16.
38 ; Check sign-extending loads from i32.
48 ; Check zero-extending loads from i32.
Dbranch-06.ll92 ; Check that CRJ is used for checking equality with a zero-extending
111 ; ...and zero-extending i16 loads.
147 ; Check that CRJ is used for checking order between two zero-extending
Dint-move-08.ll16 ; Check sign-extending loads from i16.
26 ; Check zero-extending loads from i16.
Dasm-18.ll54 ; Test sign-extending 8-bit loads into mixtures of high and low registers.
78 ; Test sign-extending 16-bit loads into mixtures of high and low registers.
102 ; Test zero-extending 8-bit loads into mixtures of high and low registers.
126 ; Test zero-extending 16-bit loads into mixtures of high and low registers.
Dinsert-06.ll95 ; ...likewise extending loads.
/external/llvm/test/Transforms/InstCombine/
D2006-04-28-ShiftShiftLongLong.ll3 ; This cannot be turned into a sign extending cast!
/external/eigen/unsupported/Eigen/
DSparseExtra32 * This module contains some experimental features extending the sparse module.
/external/llvm/docs/TableGen/
DDeficiencies.rst21 There are some in favour of extending the semantics even more, but making sure
/external/chromium_org/chrome/browser/resources/chromeos/chromevox/common/
Dpage_selection_test.unitjs81 /** Tests all possible configurations of PageSelection's and extending
132 // And, finally, try extending to oneself in either direction.
/external/lldb/examples/customization/import-python/
DREADME14 The command works by extending Python's sys.path lookup to include the path to
/external/llvm/docs/HistoricalNotes/
D2001-01-31-UniversalIRIdea.txt15 runtime features needed for that language, extending or customizing them as
/external/chromium_org/third_party/WebKit/Tools/GardeningServer/
DREADME72 sugar: Provides generic syntactic sugar for JavaScript, mostly by extending native object prototype…
/external/chromium_org/third_party/cython/src/Cython/Includes/cpython/
Doldbuffer.pxd28 # extending for size bytes. If size is Py_END_OF_BUFFER, then the
/external/markdown/docs/
Drelease-2.0.txt6 extending the extension API, increased performance, and added numerous
/external/llvm/lib/Target/Sparc/
DSparcInstr64Bit.td228 // All the 32-bit loads and stores are available. The extending loads are sign
229 // or zero-extending to 64 bits. The LDrr and LDri instructions load 32 bits
233 // SPARC v9 adds 64-bit loads as well as a sign-extending ldsw i32 loads.
273 // Sign-extending load of i32 into i64 is a new SPARC v9 instruction.
/external/llvm/test/CodeGen/ARM/
D2012-08-23-legalize-vmull.ll5 ; vectors that were created by sign-extending smaller vector sizes.
/external/chromium_org/net/disk_cache/blockfile/
Dentry_impl_v3.cc888 bool extending = entry_size < offset + buf_len; in InternalWriteData() local
895 if (extending || truncate) in InternalWriteData()
927 } else if (truncate || (extending && !buf_len)) { in InternalWriteData()
Dentry_impl.cc1090 bool extending = entry_size < offset + buf_len; in InternalWriteData() local
1097 if (extending || truncate) in InternalWriteData()
1129 } else if (truncate || (extending && !buf_len)) { in InternalWriteData()
/external/llvm/test/CodeGen/X86/
Dsink-hoist.ll151 ; a load from a zero-extending load for hoisting.

1234