Searched refs:hasCtrlDep (Results 1 – 24 of 24) sorted by relevance
| /external/llvm/utils/TableGen/ |
| D | CodeGenInstruction.h | 246 bool hasCtrlDep : 1; variable
|
| D | DAGISelMatcherGen.cpp | 736 && (II.hasCtrlDep || II.mayLoad || II.mayStore || II.canFoldAsLoad || in EmitResultInstructionAsOperand()
|
| D | CodeGenInstruction.cpp | 315 hasCtrlDep = R->getValueAsBit("hasCtrlDep"); in CodeGenInstruction()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcInstr64Bit.td | 512 let usesCustomInserter = 1, hasCtrlDep = 1, mayLoad = 1, mayStore = 1,
538 let usesCustomInserter = 1, hasCtrlDep = 1, mayLoad = 1, mayStore = 1,
|
| /external/llvm/include/llvm/Target/ |
| D | Target.td | 376 bit hasCtrlDep = 0; // Does this instruction r/w ctrl-flow chains?
735 let hasCtrlDep = 1;
742 let hasCtrlDep = 1;
749 let hasCtrlDep = 1;
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrControl.td | 23 hasCtrlDep = 1, FPForm = SpecialFP, SchedRW = [WriteJumpLd] in {
|
| D | X86InstrSystem.td | 26 let isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in {
|
| D | X86InstrCompiler.td | 156 hasCtrlDep = 1, isCodeGenOnly = 1 in {
164 hasCtrlDep = 1, isCodeGenOnly = 1 in {
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstr64Bit.td | 106 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
257 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
263 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
|
| D | PPCInstrInfo.td | 866 let hasCtrlDep = 1 in {
971 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
1055 let isCall = 1, hasCtrlDep = 1, isCodeGenOnly = 1, PPC970_Unit = 7 in {
1182 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1188 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1340 let isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in
|
| /external/llvm/docs/TableGen/ |
| D | index.rst | 123 bit hasCtrlDep = 0;
|
| D | LangIntro.rst | 531 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreInstrInfo.td | 984 let hasCtrlDep = 1 in
989 let hasCtrlDep = 1 in
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsInstrInfo.td | 997 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, hasCtrlDep=1 in
1247 let hasCtrlDep = 1;
|
| D | Mips16InstrInfo.td | 1388 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, hasCtrlDep=1,
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonInstrInfo.td | 1104 let hasCtrlDep = 1, neverHasSideEffects = 1, addrMode = PostInc in {
1414 let hasCtrlDep = 1, isNVStorable = 1, neverHasSideEffects = 1 in
1418 let hasCtrlDep = 1, BaseOpcode = "POST_"#BaseOp in {
|
| D | HexagonInstrInfoV4.td | 952 let hasCtrlDep = 1, isNVStore = 1, neverHasSideEffects = 1 in
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| D | R600Instructions.td | 1159 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in {
|
| D | SIInstructions.td | 605 let hasCtrlDep = 1;
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | R600Instructions.td | 1159 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in {
|
| D | SIInstructions.td | 605 let hasCtrlDep = 1;
|
| /external/llvm/lib/Target/R600/ |
| D | SIInstructions.td | 376 let hasCtrlDep = 1;
432 let hasCtrlDep = 1;
|
| D | R600Instructions.td | 1527 let isTerminator = 1, isReturn = 1, hasCtrlDep = 1,
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZInstrInfo.td | 36 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in
|