Home
last modified time | relevance | path

Searched refs:pp_txfilter (Results 1 – 13 of 13) sorted by relevance

/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/
Dradeon_tex.c67 t->pp_txfilter &= ~(RADEON_CLAMP_S_MASK | RADEON_CLAMP_T_MASK | RADEON_BORDER_MODE_D3D); in radeonSetTexWrap()
71 t->pp_txfilter |= RADEON_CLAMP_S_WRAP; in radeonSetTexWrap()
74 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_GL; in radeonSetTexWrap()
78 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_LAST; in radeonSetTexWrap()
81 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_GL; in radeonSetTexWrap()
85 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR; in radeonSetTexWrap()
88 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_GL; in radeonSetTexWrap()
92 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_LAST; in radeonSetTexWrap()
95 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_GL; in radeonSetTexWrap()
105 t->pp_txfilter |= RADEON_CLAMP_T_WRAP; in radeonSetTexWrap()
[all …]
Dradeon_texstate.c669 t->pp_txfilter |= tx_table[MESA_FORMAT_ARGB8888].filter; in radeonSetTexBuffer2()
675 t->pp_txfilter |= tx_table[MESA_FORMAT_RGB888].filter; in radeonSetTexBuffer2()
680 t->pp_txfilter |= tx_table[MESA_FORMAT_RGB565].filter; in radeonSetTexBuffer2()
792 cmd[TEX_PP_TXFILTER] |= texobj->pp_txfilter & TEXOBJ_TXFILTER_MASK; in import_tex_obj_state()
997 t->pp_txfilter &= ~RADEON_YUV_TO_RGB; in setup_hardware_state()
1000 t->pp_txfilter |= table[ firstImage->TexFormat ].filter; in setup_hardware_state()
1008 t->pp_txfilter &= ~RADEON_MAX_MIP_LEVEL_MASK; in setup_hardware_state()
1009 t->pp_txfilter |= (t->maxLod - t->minLod) << RADEON_MAX_MIP_LEVEL_SHIFT; in setup_hardware_state()
1069 if (unit != 0 && (t->pp_txfilter & RADEON_YUV_TO_RGB)) in radeon_validate_texture()
Dradeon_common_context.h205 GLuint pp_txfilter; /* hardware register values */ member
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_tex.c67 t->pp_txfilter &= ~(RADEON_CLAMP_S_MASK | RADEON_CLAMP_T_MASK | RADEON_BORDER_MODE_D3D); in radeonSetTexWrap()
71 t->pp_txfilter |= RADEON_CLAMP_S_WRAP; in radeonSetTexWrap()
74 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_GL; in radeonSetTexWrap()
78 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_LAST; in radeonSetTexWrap()
81 t->pp_txfilter |= RADEON_CLAMP_S_CLAMP_GL; in radeonSetTexWrap()
85 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR; in radeonSetTexWrap()
88 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_GL; in radeonSetTexWrap()
92 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_LAST; in radeonSetTexWrap()
95 t->pp_txfilter |= RADEON_CLAMP_S_MIRROR_CLAMP_GL; in radeonSetTexWrap()
105 t->pp_txfilter |= RADEON_CLAMP_T_WRAP; in radeonSetTexWrap()
[all …]
Dradeon_texstate.c669 t->pp_txfilter |= tx_table[MESA_FORMAT_ARGB8888].filter; in radeonSetTexBuffer2()
675 t->pp_txfilter |= tx_table[MESA_FORMAT_RGB888].filter; in radeonSetTexBuffer2()
680 t->pp_txfilter |= tx_table[MESA_FORMAT_RGB565].filter; in radeonSetTexBuffer2()
792 cmd[TEX_PP_TXFILTER] |= texobj->pp_txfilter & TEXOBJ_TXFILTER_MASK; in import_tex_obj_state()
997 t->pp_txfilter &= ~RADEON_YUV_TO_RGB; in setup_hardware_state()
1000 t->pp_txfilter |= table[ firstImage->TexFormat ].filter; in setup_hardware_state()
1008 t->pp_txfilter &= ~RADEON_MAX_MIP_LEVEL_MASK; in setup_hardware_state()
1009 t->pp_txfilter |= (t->maxLod - t->minLod) << RADEON_MAX_MIP_LEVEL_SHIFT; in setup_hardware_state()
1069 if (unit != 0 && (t->pp_txfilter & RADEON_YUV_TO_RGB)) in radeon_validate_texture()
Dradeon_common_context.h205 GLuint pp_txfilter; /* hardware register values */ member
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_tex.c76 t->pp_txfilter &= ~(R200_CLAMP_S_MASK | R200_CLAMP_T_MASK | R200_BORDER_MODE_D3D); in r200SetTexWrap()
80 t->pp_txfilter |= R200_CLAMP_S_WRAP; in r200SetTexWrap()
83 t->pp_txfilter |= R200_CLAMP_S_CLAMP_GL; in r200SetTexWrap()
87 t->pp_txfilter |= R200_CLAMP_S_CLAMP_LAST; in r200SetTexWrap()
90 t->pp_txfilter |= R200_CLAMP_S_CLAMP_GL; in r200SetTexWrap()
94 t->pp_txfilter |= R200_CLAMP_S_MIRROR; in r200SetTexWrap()
97 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_GL; in r200SetTexWrap()
101 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_LAST; in r200SetTexWrap()
104 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_GL; in r200SetTexWrap()
114 t->pp_txfilter |= R200_CLAMP_T_WRAP; in r200SetTexWrap()
[all …]
Dr200_texstate.c794 t->pp_txfilter |= tx_table_le[MESA_FORMAT_ARGB8888].filter; in r200SetTexBuffer2()
800 t->pp_txfilter |= tx_table_le[MESA_FORMAT_RGB888].filter; in r200SetTexBuffer2()
805 t->pp_txfilter |= tx_table_le[MESA_FORMAT_RGB565].filter; in r200SetTexBuffer2()
1080 cmd[TEX_PP_TXFILTER] |= texobj->pp_txfilter & TEXOBJ_TXFILTER_MASK; in import_tex_obj_state()
1411 t->pp_txfilter &= ~R200_YUV_TO_RGB; in setup_hardware_state()
1414 t->pp_txfilter |= table[ firstImage->TexFormat ].filter; in setup_hardware_state()
1424 t->pp_txfilter &= ~R200_MAX_MIP_LEVEL_MASK; in setup_hardware_state()
1425 t->pp_txfilter |= ((t->maxLod) << R200_MAX_MIP_LEVEL_SHIFT) in setup_hardware_state()
1428 if ( t->pp_txfilter & in setup_hardware_state()
Dradeon_common_context.h205 GLuint pp_txfilter; /* hardware register values */ member
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/
Dr200_tex.c76 t->pp_txfilter &= ~(R200_CLAMP_S_MASK | R200_CLAMP_T_MASK | R200_BORDER_MODE_D3D); in r200SetTexWrap()
80 t->pp_txfilter |= R200_CLAMP_S_WRAP; in r200SetTexWrap()
83 t->pp_txfilter |= R200_CLAMP_S_CLAMP_GL; in r200SetTexWrap()
87 t->pp_txfilter |= R200_CLAMP_S_CLAMP_LAST; in r200SetTexWrap()
90 t->pp_txfilter |= R200_CLAMP_S_CLAMP_GL; in r200SetTexWrap()
94 t->pp_txfilter |= R200_CLAMP_S_MIRROR; in r200SetTexWrap()
97 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_GL; in r200SetTexWrap()
101 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_LAST; in r200SetTexWrap()
104 t->pp_txfilter |= R200_CLAMP_S_MIRROR_CLAMP_GL; in r200SetTexWrap()
114 t->pp_txfilter |= R200_CLAMP_T_WRAP; in r200SetTexWrap()
[all …]
Dr200_texstate.c794 t->pp_txfilter |= tx_table_le[MESA_FORMAT_ARGB8888].filter; in r200SetTexBuffer2()
800 t->pp_txfilter |= tx_table_le[MESA_FORMAT_RGB888].filter; in r200SetTexBuffer2()
805 t->pp_txfilter |= tx_table_le[MESA_FORMAT_RGB565].filter; in r200SetTexBuffer2()
1080 cmd[TEX_PP_TXFILTER] |= texobj->pp_txfilter & TEXOBJ_TXFILTER_MASK; in import_tex_obj_state()
1411 t->pp_txfilter &= ~R200_YUV_TO_RGB; in setup_hardware_state()
1414 t->pp_txfilter |= table[ firstImage->TexFormat ].filter; in setup_hardware_state()
1424 t->pp_txfilter &= ~R200_MAX_MIP_LEVEL_MASK; in setup_hardware_state()
1425 t->pp_txfilter |= ((t->maxLod) << R200_MAX_MIP_LEVEL_SHIFT) in setup_hardware_state()
1428 if ( t->pp_txfilter & in setup_hardware_state()
Dradeon_common_context.h205 GLuint pp_txfilter; /* hardware register values */ member
/external/kernel-headers/original/uapi/drm/
Dradeon_drm.h405 unsigned int pp_txfilter; member