Searched refs:shift_imm (Results 1 – 6 of 6) sorted by relevance
/external/valgrind/main/VEX/priv/ |
D | guest_arm_toIR.c | 5907 UInt shift_imm; in dis_neon_data_2reg_and_shift() local 5923 shift_imm = 64 - imm6; in dis_neon_data_2reg_and_shift() 5926 shift_imm = 64 - imm6; in dis_neon_data_2reg_and_shift() 5929 shift_imm = 32 - imm6; in dis_neon_data_2reg_and_shift() 5932 shift_imm = 16 - imm6; in dis_neon_data_2reg_and_shift() 5941 if (shift_imm > 0) { in dis_neon_data_2reg_and_shift() 6014 mkU8(shift_imm)), in dis_neon_data_2reg_and_shift() 6018 mkU8(shift_imm - 1)), in dis_neon_data_2reg_and_shift() 6039 Q ? 'q' : 'd', dreg, Q ? 'q' : 'd', mreg, shift_imm); in dis_neon_data_2reg_and_shift() 6047 Q ? 'q' : 'd', dreg, Q ? 'q' : 'd', mreg, shift_imm); in dis_neon_data_2reg_and_shift() [all …]
|
/external/chromium_org/v8/src/arm/ |
D | assembler-arm.cc | 281 Operand::Operand(Register rm, ShiftOp shift_op, int shift_imm) { in Operand() argument 282 DCHECK(is_uint5(shift_imm)); in Operand() 287 shift_imm_ = shift_imm & 31; in Operand() 289 if ((shift_op == ROR) && (shift_imm == 0)) { in Operand() 295 DCHECK(shift_imm == 0); in Operand() 329 ShiftOp shift_op, int shift_imm, AddrMode am) { in MemOperand() argument 330 DCHECK(is_uint5(shift_imm)); in MemOperand() 334 shift_imm_ = shift_imm & 31; in MemOperand()
|
D | assembler-arm.h | 502 explicit Operand(Register rm, ShiftOp shift_op, int shift_imm); 575 ShiftOp shift_op, int shift_imm, AddrMode am = Offset);
|
/external/pcre/dist/sljit/ |
D | sljitNativeARM_32.c | 990 if (compiler->shift_imm != 0x20) { \ 993 if (compiler->shift_imm != 0) \ 994 …TA_PROCESS_INS(MOV_DP, flags & SET_FLAGS, dst, SLJIT_UNUSED, (compiler->shift_imm << 7) | (opcode … 1959 compiler->shift_imm = src2w & 0x1f; in sljit_emit_op2() 1963 compiler->shift_imm = 0x20; in sljit_emit_op2()
|
D | sljitLir.h | 351 sljit_uw shift_imm; member
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrInfo.td | 515 // shift_imm: An integer that encodes a shift amount and the type of shift 525 def shift_imm : Operand<i32> { 3543 (ins imm1_32:$sat_imm, GPRnopc:$Rn, shift_imm:$sh), 3572 (ins imm0_31:$sat_imm, GPRnopc:$Rn, shift_imm:$sh),
|