Home
last modified time | relevance | path

Searched refs:v10 (Results 1 – 25 of 156) sorted by relevance

1234567

/external/chromium_org/third_party/libjpeg_turbo/simd/
Djsimd_arm64_neon.S330 mov v10.16b, v14.16b
339 smlal v10.4s, ROW5L.4h, XFIX_2_053119869_MINUS_2_562915447
341 smlsl v10.4s, ROW3L.4h, XFIX_2_562915447
351 add v2.4s, v6.4s, v10.4s
353 sub v6.4s, v6.4s, v10.4s
354 saddl v10.4s, ROW0L.4h, ROW4L.4h
360 shl v10.4s, v10.4s, #13
363 add v4.4s, v10.4s, v12.4s
366 sub v2.4s, v10.4s, v12.4s
370 add v10.4s, v2.4s, v8.4s
[all …]
/external/libhevc/common/arm64/
Dihevc_itrans_recon_32x32.s211 ld1 {v10.4h},[x0],x6
230 smull v20.4s, v10.4h, v0.4h[0]
234 smull v22.4s, v10.4h, v0.4h[0]
237 smull v16.4s, v10.4h, v0.4h[0]
240 smull v18.4s, v10.4h, v0.4h[0]
280 ld1 {v10.4h},[x0],x6
300 smlal v20.4s, v10.4h, v2.4h[0]
304 smlal v22.4s, v10.4h, v6.4h[0]
307 smlsl v16.4s, v10.4h, v6.4h[0]
310 smlsl v18.4s, v10.4h, v2.4h[0]
[all …]
Dihevc_intra_pred_chroma_mode_27_to_33.s169 umull v10.8h, v23.8b, v30.8b //(i row)vmull_u8(ref_main_idx, dup_const_32_fract)
172 umlal v10.8h, v9.8b, v31.8b //(i row)vmull_u8(ref_main_idx_1, dup_const_fract)
187 rshrn v10.8b, v10.8h,#5 //(i row)shift_res = vrshrn_n_u16(add_res, 5)
201 st1 {v10.8b},[x2],#8 //(i row)
230 umull v10.8h, v23.8b, v30.8b //(v)vmull_u8(ref_main_idx, dup_const_32_fract)
233 umlal v10.8h, v9.8b, v31.8b //(v)vmull_u8(ref_main_idx_1, dup_const_fract)
253 rshrn v10.8b, v10.8h,#5 //(v)shift_res = vrshrn_n_u16(add_res, 5)
267 st1 {v10.8b},[x0],x3 //(v)
310 umull v10.8h, v23.8b, v30.8b //(i)vmull_u8(ref_main_idx, dup_const_32_fract)
314 umlal v10.8h, v9.8b, v31.8b //(i)vmull_u8(ref_main_idx_1, dup_const_fract)
[all …]
Dihevc_intra_pred_luma_mode_27_to_33.s174 umull v10.8h, v23.8b, v30.8b //(i row)vmull_u8(ref_main_idx, dup_const_32_fract)
177 umlal v10.8h, v9.8b, v31.8b //(i row)vmull_u8(ref_main_idx_1, dup_const_fract)
192 rshrn v10.8b, v10.8h,#5 //(i row)shift_res = vrshrn_n_u16(add_res, 5)
206 st1 {v10.8b},[x2],#8 //(i row)
235 umull v10.8h, v23.8b, v30.8b //(v)vmull_u8(ref_main_idx, dup_const_32_fract)
238 umlal v10.8h, v9.8b, v31.8b //(v)vmull_u8(ref_main_idx_1, dup_const_fract)
258 rshrn v10.8b, v10.8h,#5 //(v)shift_res = vrshrn_n_u16(add_res, 5)
272 st1 {v10.8b},[x0],x3 //(v)
315 umull v10.8h, v23.8b, v30.8b //(i)vmull_u8(ref_main_idx, dup_const_32_fract)
319 umlal v10.8h, v9.8b, v31.8b //(i)vmull_u8(ref_main_idx_1, dup_const_fract)
[all …]
Dihevc_intra_pred_filters_luma_mode_19_to_25.s284 umull v10.8h, v23.8b, v30.8b //(i row)vmull_u8(ref_main_idx, dup_const_32_fract)
287 umlal v10.8h, v9.8b, v31.8b //(i row)vmull_u8(ref_main_idx_1, dup_const_fract)
301 rshrn v10.8b, v10.8h,#5 //(i row)shift_res = vrshrn_n_u16(add_res, 5)
315 st1 {v10.8b},[x2],#8 //(i row)
342 umull v10.8h, v23.8b, v30.8b //(v)vmull_u8(ref_main_idx, dup_const_32_fract)
345 umlal v10.8h, v9.8b, v31.8b //(v)vmull_u8(ref_main_idx_1, dup_const_fract)
364 rshrn v10.8b, v10.8h,#5 //(v)shift_res = vrshrn_n_u16(add_res, 5)
378 st1 {v10.8b},[x0],x3 //(v)
422 umull v10.8h, v23.8b, v30.8b //(i)vmull_u8(ref_main_idx, dup_const_32_fract)
425 umlal v10.8h, v9.8b, v31.8b //(i)vmull_u8(ref_main_idx_1, dup_const_fract)
[all …]
Dihevc_sao_band_offset_chroma.s163 LD1 {v10.8b},[x14],#8 //band_table_v.val[1]
223 …ADD v14.8b, v10.8b , v30.8b //band_table_v.val[1] = vadd_u8(band_table_v.val[1], band_…
235 …ADD v10.8b, v14.8b , v28.8b //band_table_v.val[1] = vadd_u8(band_table_v.val[1], vdup_…
266 cmhs v19.8b, v29.8b , v10.8b //vcle_u8(band_table.val[1], vdup_n_u8(16))
268 … ORR v10.8b, v10.8b , v19.8b //band_table.val[1] = vorr_u8(band_table.val[1], au1_cmp)
280 … AND v10.8b, v10.8b , v19.8b //band_table.val[1] = vand_u8(band_table.val[1], au1_cmp)
296 mov v9.d[1],v10.d[0]
297 mov v10.d[0],v11.d[0]
298 mov v10.d[1],v12.d[0]
324 …TBX v6.8b, {v9.16b- v10.16b},v8.8b //vtbx4_u8(au1_cur_row_deint.val[1], band_table_v, vsub…
[all …]
Dihevc_inter_pred_chroma_horz.s197 ld1 { v10.2s},[x4],x11 //vector load pu1_src
240 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
295 ld1 { v10.2s},[x4],x11 //vector load pu1_src
354 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
394 ld1 { v10.2s},[x4],x11 //vector load pu1_src
425 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
499 umull v10.8h, v5.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
500 umlsl v10.8h, v4.8b, v24.8b //mul_res = vmlsl_u8(src[0_2], coeffabs_2)//
504 umlal v10.8h, v6.8b, v26.8b //mul_res = vmlsl_u8(src[0_0], coeffabs_0)//
505 umlsl v10.8h, v7.8b, v27.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
[all …]
Dihevc_inter_pred_filters_luma_horz.s246 umull v10.8h, v15.8b, v27.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
248 umlsl v10.8h, v14.8b, v26.8b //mul_res = vmlsl_u8(src[0_2], coeffabs_2)//
250 umlal v10.8h, v16.8b, v28.8b //mul_res = vmlal_u8(src[0_4], coeffabs_4)//
252 umlsl v10.8h, v17.8b, v29.8b //mul_res = vmlsl_u8(src[0_5], coeffabs_5)//
254 umlal v10.8h, v18.8b, v30.8b //mul_res = vmlal_u8(src[0_6], coeffabs_6)//
255 umlsl v10.8h, v19.8b, v31.8b //mul_res = vmlsl_u8(src[0_7], coeffabs_7)//
257 umlsl v10.8h, v12.8b, v24.8b //mul_res = vmlsl_u8(src[0_0], coeffabs_0)//
258 umlal v10.8h, v13.8b, v25.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
262 sqrshrun v8.8b, v10.8h,#6 //right shift and saturating narrow result 2
376 umull v10.8h, v2.8b, v25.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
[all …]
Dihevc_itrans_recon_16x16.s235 ld1 {v10.4h},[x0],x6
270 smull v12.4s, v10.4h, v0.4h[0]
272 smull v14.4s, v10.4h, v0.4h[0]
274 smull v16.4s, v10.4h, v0.4h[0]
276 smull v18.4s, v10.4h, v0.4h[0]
319 ld1 {v10.4h},[x0],x6
358 smlal v12.4s, v10.4h, v0.4h[0]
366 smlsl v14.4s, v10.4h, v0.4h[0]
372 smlsl v16.4s, v10.4h, v0.4h[0]
378 smlal v18.4s, v10.4h, v0.4h[0]
[all …]
Dihevc_inter_pred_chroma_horz_w16out.s212 ld1 { v10.2s},[x4],x11 //vector load pu1_src
252 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
302 ld1 { v10.2s},[x4],x11 //vector load pu1_src
347 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
391 ld1 { v10.2s},[x4],x11 //vector load pu1_src
415 umull v22.8h, v10.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
482 umull v10.8h, v5.8b, v25.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
483 umlsl v10.8h, v4.8b, v24.8b //mul_res = vmlsl_u8(src[0_2], coeffabs_2)//
486 umlal v10.8h, v6.8b, v26.8b //mul_res = vmlsl_u8(src[0_0], coeffabs_0)//
487 umlsl v10.8h, v7.8b, v27.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
[all …]
Dihevc_inter_pred_luma_horz_w16out.s432 umull v10.8h, v15.8b, v27.8b //mul_res = vmull_u8(src[0_3], coeffabs_3)//
434 umlsl v10.8h, v14.8b, v26.8b //mul_res = vmlsl_u8(src[0_2], coeffabs_2)//
436 umlal v10.8h, v16.8b, v28.8b //mul_res = vmlal_u8(src[0_4], coeffabs_4)//
438 umlsl v10.8h, v17.8b, v29.8b //mul_res = vmlsl_u8(src[0_5], coeffabs_5)//
440 umlal v10.8h, v18.8b, v30.8b //mul_res = vmlal_u8(src[0_6], coeffabs_6)//
441 umlsl v10.8h, v19.8b, v31.8b //mul_res = vmlsl_u8(src[0_7], coeffabs_7)//
443 umlsl v10.8h, v12.8b, v24.8b //mul_res = vmlsl_u8(src[0_0], coeffabs_0)//
444 umlal v10.8h, v13.8b, v25.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
450 st1 {v10.8h},[x10],#16 //store the result pu1_dst
558 umull v10.8h, v2.8b, v25.8b //mul_res = vmlal_u8(src[0_1], coeffabs_1)//
[all …]
Dihevc_itrans_recon_8x8.s197 ld1 {v10.4h},[x0],#8
208 smull v22.4s, v10.4h, v0.4h[0] //// y4 * cos4(part of c0 and c1)
242 add v10.4s, v20.4s , v22.4s //// c0 = y0 * cos4 + y4 * cos4(part of a0 and a1)
250 add v14.4s, v10.4s , v6.4s //// a0 = c0 + d0(part of x0,x7)
251 sub v10.4s, v10.4s , v6.4s //// a3 = c0 - d0(part of x3,x4)
264 add v26.4s, v10.4s , v30.4s //// a3 + b3(part of x3)
265 sub v30.4s, v10.4s , v30.4s //// a3 - b3(part of x4)
274 sqrshrn v10.4h, v30.4s,#shift_stage1_idct //// x4 = (a3 - b3 + rnd) >> 7(shift_stage1_idct)
321 sub v10.4s, v20.4s , v6.4s //// a3 = c0 - d0(part of x3,x4)
334 add v26.4s, v10.4s , v30.4s //// a3 + b3(part of x3)
[all …]
Dihevc_deblk_luma_horz.s222 uaddl v10.8h, v24.8b , v28.8b
227 add v12.8h, v12.8h , v10.8h
299 uaddl v10.8h, v23.8b , v27.8b
303 add v12.8h, v12.8h , v10.8h
466 usubl v10.8h, v26.8b , v25.8b
468 mul v10.8h, v10.8h, v0.4h[0]
484 sub v10.8h, v10.8h , v12.8h
488 srshr v10.8h, v10.8h,#4
491 abs v7.8h, v10.8h
495 sqxtn v10.8b, v10.8h
[all …]
/external/libvpx/libvpx/vp8/encoder/ppc/
Dfdct_altivec.asm64 vmsumshm v10, v0, v8, v6
65 vmsumshm v10, v1, v9, v10
66 vsraw v10, v10, v7 ;# v10 = A0 A1 B0 B1
72 vpkuwum v10, v10, v11 ;# v10 = A0 A1 B0 B1 A2 A3 B2 B3
73 vperm \Dst, v10, v10, v5 ;# Dest = A0 B0 A1 B1 A2 B2 A3 B3
84 vsraw v10, v8, v7
92 vpkuwum v8, v10, v8 ;# v8 = rows 0,1 or 2,3
/external/chromium_org/third_party/libvpx/source/libvpx/vp8/encoder/ppc/
Dfdct_altivec.asm64 vmsumshm v10, v0, v8, v6
65 vmsumshm v10, v1, v9, v10
66 vsraw v10, v10, v7 ;# v10 = A0 A1 B0 B1
72 vpkuwum v10, v10, v11 ;# v10 = A0 A1 B0 B1 A2 A3 B2 B3
73 vperm \Dst, v10, v10, v5 ;# Dest = A0 B0 A1 B1 A2 B2 A3 B3
84 vsraw v10, v8, v7
92 vpkuwum v8, v10, v8 ;# v8 = rows 0,1 or 2,3
/external/chromium_org/v8/test/mjsunit/compiler/
Dregress-gap.js39 function select(n, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10) { argument
50 v9 = v10;
51 v10 = tmp;
56 function select_while(n, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10) { argument
68 v9 = v10;
69 v10 = tmp;
/external/chromium_org/third_party/libvpx/source/libvpx/vp8/common/ppc/
Dloopfilter_filters_altivec.asm118 Tpair v20,v21, v2,v10
132 Tpair v10,v11, v21,v29
244 ;# The input/output is in registers v0...v7. We use v10...v17 as mirrors;
248 ;# result lands in the "mirror" registers v10...v17
251 Tpair v10, v11, v0, v4
258 Tpair v0, v1, v10, v14
288 vmrghb v10, v21, v29
298 vmrghb v20, v2, v10
299 vmrglb v21, v2, v10
320 vmrghb v10, v21, v29
[all …]
Dfilter_altivec.asm49 lvx v10, 0, r9 ;# v10..v14 = first 5 rows
125 luma_v v10, v11, v12, v13, v14, v15
126 luma_v v11, v12, v13, v14, v15, v10
131 luma_v v12, v13, v14, v15, v10, v11
132 luma_v v13, v14, v15, v10, v11, v12
137 luma_v v14, v15, v10, v11, v12, v13
138 luma_v v15, v10, v11, v12, v13, v14
509 load_c v10, b_hilo, 0, r9, r10
511 vperm v0, v0, v1, v10
512 vperm v2, v2, v3, v10
[all …]
/external/libvpx/libvpx/vp8/common/ppc/
Dloopfilter_filters_altivec.asm118 Tpair v20,v21, v2,v10
132 Tpair v10,v11, v21,v29
244 ;# The input/output is in registers v0...v7. We use v10...v17 as mirrors;
248 ;# result lands in the "mirror" registers v10...v17
251 Tpair v10, v11, v0, v4
258 Tpair v0, v1, v10, v14
288 vmrghb v10, v21, v29
298 vmrghb v20, v2, v10
299 vmrglb v21, v2, v10
320 vmrghb v10, v21, v29
[all …]
Dfilter_altivec.asm49 lvx v10, 0, r9 ;# v10..v14 = first 5 rows
125 luma_v v10, v11, v12, v13, v14, v15
126 luma_v v11, v12, v13, v14, v15, v10
131 luma_v v12, v13, v14, v15, v10, v11
132 luma_v v13, v14, v15, v10, v11, v12
137 luma_v v14, v15, v10, v11, v12, v13
138 luma_v v15, v10, v11, v12, v13, v14
509 load_c v10, b_hilo, 0, r9, r10
511 vperm v0, v0, v1, v10
512 vperm v2, v2, v3, v10
[all …]
/external/chromium_org/third_party/libjpeg_turbo/
Dgoogle.patch2825 + mov v10.16b, v14.16b
2834 + smlal v10.4s, ROW5L.4h, XFIX_2_053119869_MINUS_2_562915447
2836 + smlsl v10.4s, ROW3L.4h, XFIX_2_562915447
2846 + add v2.4s, v6.4s, v10.4s
2848 + sub v6.4s, v6.4s, v10.4s
2849 + saddl v10.4s, ROW0L.4h, ROW4L.4h
2855 + shl v10.4s, v10.4s, #13
2858 + add v4.4s, v10.4s, v12.4s
2861 + sub v2.4s, v10.4s, v12.4s
2865 + add v10.4s, v2.4s, v8.4s
[all …]
/external/llvm/test/MC/AArch64/
Darm64-simd-ldst.s12 ld1.8b {v7, v8, v9, v10}, [x4]
103 ; CHECK: ld1.8b { v7, v8, v9, v10 }, [x4] ; encoding: [0x87,0x20,0x40,0x0c]
231 ld3.8b {v9, v10, v11}, [x9]
247 st3.8b {v10, v11, v12}, [x9]
264 ; CHECK: ld3.8b { v9, v10, v11 }, [x9] ; encoding: [0x29,0x41,0x40,0x0c]
280 ; CHECK: st3.8b { v10, v11, v12 }, [x9] ; encoding: [0x2a,0x41,0x00,0x0c]
1315 ld1 { v7.4h, v8.4h, v9.4h, v10.4h }, [x1]
1320 ld1 { v7.8h, v8.8h, v9.8h, v10.8h }, [x1]
1325 ld1 { v7.2s, v8.2s, v9.2s, v10.2s }, [x1]
1330 ld1 { v7.4s, v8.4s, v9.4s, v10.4s }, [x1]
[all …]
/external/llvm/test/CodeGen/AArch64/
Darm64-copy-tuple.ll19 …tail call void asm sideeffect "", "~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
22 …tail call void asm sideeffect "", "~{v0},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
36 …tail call void asm sideeffect "", "~{v0},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
39 …tail call void asm sideeffect "", "~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
53 …tail call void asm sideeffect "", "~{v1},~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{…
56 …tail call void asm sideeffect "", "~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
70 …tail call void asm sideeffect "", "~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~…
73 …tail call void asm sideeffect "", "~{v1},~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{…
90 …tail call void asm sideeffect "", "~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~{v12},…
93 …tail call void asm sideeffect "", "~{v0},~{v1},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~{v12},…
[all …]
/external/chromium_org/testing/gtest/include/gtest/
Dgtest-param-test.h407 T2 v2, T3 v3, T4 v4, T5 v5, T6 v6, T7 v7, T8 v8, T9 v9, T10 v10) { in Values() argument
409 v2, v3, v4, v5, v6, v7, v8, v9, v10); in Values()
417 T10 v10, T11 v11) { in Values() argument
419 T11>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11); in Values()
427 T10 v10, T11 v11, T12 v12) { in Values() argument
429 T12>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12); in Values()
437 T10 v10, T11 v11, T12 v12, T13 v13) { in Values() argument
439 T12, T13>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13); in Values()
447 T10 v10, T11 v11, T12 v12, T13 v13, T14 v14) { in Values() argument
449 T12, T13, T14>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, in Values()
[all …]
/external/protobuf/gtest/include/gtest/
Dgtest-param-test.h372 T2 v2, T3 v3, T4 v4, T5 v5, T6 v6, T7 v7, T8 v8, T9 v9, T10 v10) { in Values() argument
374 v2, v3, v4, v5, v6, v7, v8, v9, v10); in Values()
382 T10 v10, T11 v11) { in Values() argument
384 T11>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11); in Values()
392 T10 v10, T11 v11, T12 v12) { in Values() argument
394 T12>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12); in Values()
402 T10 v10, T11 v11, T12 v12, T13 v13) { in Values() argument
404 T12, T13>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13); in Values()
412 T10 v10, T11 v11, T12 v12, T13 v13, T14 v14) { in Values() argument
414 T12, T13, T14>(v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, in Values()
[all …]

1234567