/art/compiler/utils/ |
D | array_ref.h | 142 DCHECK_NE(size_, 0u); in front() 147 DCHECK_NE(size_, 0u); in front() 152 DCHECK_NE(size_, 0u); in back() 157 DCHECK_NE(size_, 0u); in back()
|
D | dex_cache_arrays_layout-inl.h | 78 DCHECK_NE(array_size, 0u); // No overflow expected for dex cache arrays. in ArraySize()
|
/art/runtime/ |
D | runtime-inl.h | 40 DCHECK_NE(method, GetImtConflictMethod()); in GetRuntimeMethodFrameInfo() 41 DCHECK_NE(method, GetResolutionMethod()); in GetRuntimeMethodFrameInfo()
|
D | thread-inl.h | 71 DCHECK_NE(new_state, kRunnable); in SetState() 111 DCHECK_NE(new_state, kRunnable); in TransitionFromRunnableToSuspended() 145 DCHECK_NE(static_cast<ThreadState>(old_state), kRunnable); in TransitionFromSuspendedToRunnable()
|
D | vmap_table.h | 111 DCHECK_NE(spill_mask, 0u); in ComputeRegister()
|
D | signal_catcher.cc | 190 DCHECK_NE(self->GetState(), kRunnable); in Run()
|
D | lock_word.h | 181 DCHECK_NE(static_cast<uint32_t>(GetState()), static_cast<uint32_t>(kForwardingAddress)); in SetReadBarrierState()
|
/art/compiler/dex/ |
D | pass_driver.h | 57 DCHECK_NE(new_pass->GetName()[0], 0); in InsertPass() 73 DCHECK_NE(pass_name[0], 0); in RunPass()
|
D | global_value_numbering.cc | 98 DCHECK_NE(pred_id, NullBasicBlockId); in PrepareBasicBlock() 205 DCHECK_NE(cond, kNoValue); in IsBlockEnteredOnTrue() 224 DCHECK_NE(cond, kNoValue); in IsTrueInBlock()
|
D | mir_field_info.cc | 37 DCHECK_NE(count, 0u); in Resolve() 100 DCHECK_NE(count, 0u); in Resolve()
|
D | type_inference.cc | 33 DCHECK_NE(array_depth, 0u); in ArrayType() 88 DCHECK_NE(ArrayDepth(), src_type.ArrayDepth()); in MergeArrayConflict() 104 DCHECK_NE(src_type.raw_bits_ & kFlagRef, 0u); in MergeStrong() 130 DCHECK_NE(src_type.ArrayDepth(), 0u); in MergeWeak() 235 DCHECK_NE(data.starting_mod_s_reg[bb_id], INVALID_SREG); in AddPseudoPhis() 490 DCHECK_NE(sregs_[base_mod_s_reg].ArrayDepth(), 0u); in Apply() 521 DCHECK_NE(MIRGraph::GetDataFlowAttributes(mir) & DF_SAME_TYPE_AB, 0u); in Apply() 801 DCHECK_NE(sregs_[defs[0]].ArrayDepth(), 0u); in InitializeSRegs() 807 DCHECK_NE(array_type.ArrayDepth(), 0u); in InitializeSRegs() 968 DCHECK_NE(attrs & (DF_DA | DF_REF_A), (DF_DA | DF_REF_A)); in InitializeSRegs() [all …]
|
D | gvn_dead_code_elimination.cc | 53 DCHECK_NE(PrevChange(v_reg), kNPos); in RemovePrevChange() 180 DCHECK_NE(value, kNoValue); in InsertInitialValueHigh() 270 DCHECK_NE(current_value, kNoValue); in FindKillHead() 542 DCHECK_NE(phi->ssa_rep->uses[idx], INVALID_SREG); in CreatePhi() 571 DCHECK_NE(phi->ssa_rep->num_uses, 0u); in RenameSRegDefOrCreatePhi() 590 DCHECK_NE(old_s_reg, new_s_reg); in RenameSRegDefOrCreatePhi() 651 DCHECK_NE(old_s_reg, new_s_reg); in RecordPassKillMoveByRenamingSrcDef() 855 DCHECK_NE(high_change, kNPos); in RecordPassTryToKillLastMIR() 977 DCHECK_NE(num_mirs, 0u); in BackwardPassTryToKillLastMIR() 1446 DCHECK_NE(new_value, kNoValue); in RecordMIR() [all …]
|
D | ssa_transformation.cc | 277 DCHECK_NE(block1, NOTVISITED); in FindCommonParent() 281 DCHECK_NE(block2, NOTVISITED); in FindCommonParent() 320 DCHECK_NE(idom, NOTVISITED); in ComputeblockIDom() 344 DCHECK_NE(idom_dfs_idx, NOTVISITED); in SetDominators()
|
D | type_inference.h | 191 DCHECK_NE(ArrayDepth(), 0u); in NestedType() 196 DCHECK_NE(ArrayDepth(), 0u); in ComponentType()
|
/art/runtime/arch/arm64/ |
D | context_arm64.cc | 62 DCHECK_NE(reg, static_cast<uint32_t>(XZR)); in SetGPR() 64 DCHECK_NE(gprs_[reg], &gZero); // Can't overwrite this static value since they are never reset. in SetGPR() 71 DCHECK_NE(fprs_[reg], &gZero); // Can't overwrite this static value since they are never reset. in SetFPR()
|
/art/runtime/arch/arm/ |
D | context_arm.cc | 63 DCHECK_NE(gprs_[reg], &gZero); // Can't overwrite this static value since they are never reset. in SetGPR() 70 DCHECK_NE(fprs_[reg], &gZero); // Can't overwrite this static value since they are never reset. in SetFPR()
|
/art/compiler/optimizing/ |
D | code_generator_utils.cc | 26 DCHECK_NE(divisor, 0); in CalculateMagicAndShiftForDivRem()
|
D | ssa_phi_elimination.cc | 123 DCHECK_NE(phi, candidate); in Run()
|
/art/runtime/base/ |
D | bit_utils.h | 271 DCHECK_NE(bits_, 0u); 306 DCHECK_NE(this->bits_, 0u); 317 DCHECK_NE(this->bits_, 0u);
|
/art/compiler/dex/quick/ |
D | gen_loadstore.cc | 127 DCHECK_NE(rl_src.s_reg_low, INVALID_SREG); in LoadValue() 211 DCHECK_NE(rl_src.s_reg_low, INVALID_SREG); in LoadValueWide() 212 DCHECK_NE(GetSRegHi(rl_src.s_reg_low), INVALID_SREG); in LoadValueWide()
|
D | ralloc_util.cc | 291 DCHECK_NE(cu_->instruction_set, kThumb2); in RecordFpPromotion() 310 DCHECK_NE(cu_->instruction_set, kThumb2); in AllocPreservedFpReg() 444 DCHECK_NE(reg_class, kRefReg); // NOTE: the Dalvik width of a reference is always 32 bits. in AllocTypedTempWide() 1080 DCHECK_NE(loc.s_reg_low, INVALID_SREG); in EvalLocWide() 1081 DCHECK_NE(GetSRegHi(loc.s_reg_low), INVALID_SREG); in EvalLocWide() 1120 DCHECK_NE(loc.s_reg_low, INVALID_SREG); in EvalLoc() 1271 DCHECK_NE(dex_cache_array_offset, std::numeric_limits<uint32_t>::max()); in AnalyzeMIR()
|
/art/compiler/dex/quick/arm64/ |
D | fp_arm64.cc | 209 DCHECK_NE(src_reg_class, kInvalidRegClass); in GenConversion() 210 DCHECK_NE(dst_reg_class, kInvalidRegClass); in GenConversion() 211 DCHECK_NE(op, kA64Brk1d); in GenConversion()
|
/art/compiler/dwarf/ |
D | writer.h | 154 DCHECK_NE(alignment, 0); in Pad()
|
/art/compiler/linker/arm/ |
D | relative_patcher_arm_base.cc | 130 DCHECK_NE(current_thunk_to_write_, 0u); in CalculateDisplacement()
|
/art/runtime/gc/allocator/ |
D | rosalloc-inl.h | 142 DCHECK_NE(*alloc_bitmap_ptr & mask, 0U); in AllocSlot()
|