Home
last modified time | relevance | path

Searched refs:GetLowReg (Results 1 – 12 of 12) sorted by relevance

/art/compiler/dex/quick/mips/
Dint_mips.cc72 NewLIR3(kMipsSltu, t0.GetReg(), rl_src1.reg.GetLowReg(), rl_src2.reg.GetLowReg()); in GenCmpLong()
73 NewLIR3(kMipsSltu, t1.GetReg(), rl_src2.reg.GetLowReg(), rl_src1.reg.GetLowReg()); in GenCmpLong()
240 NewLIR2(kMipsMtc1, r_src.GetLowReg(), r_dest.GetLowReg()); in OpRegCopyWide()
244 NewLIR2(kMipsMtc1, r_src.GetLowReg(), r_dest.GetReg()); in OpRegCopyWide()
252 NewLIR2(kMipsMfc1, r_dest.GetLowReg(), r_src.GetLowReg()); in OpRegCopyWide()
256 NewLIR2(kMipsMfc1, r_dest.GetLowReg(), r_src.GetReg()); in OpRegCopyWide()
262 if (r_src.GetHighReg() != r_dest.GetLowReg()) { in OpRegCopyWide()
265 } else if (r_src.GetLowReg() != r_dest.GetHighReg()) { in OpRegCopyWide()
504 NewLIR3(kMipsSltu, rl_result.reg.GetHighReg(), rl_result.reg.GetLowReg(), in GenAddLong()
505 rl_src2.reg.GetLowReg()); in GenAddLong()
[all …]
Dutility_mips.cc783 load = res = NewLIR3(opcode, r_dest.GetLowReg(), displacement + LOWORD_OFFSET, in LoadBaseDispBody()
810 load = NewLIR3(opcode, r_dest.GetLowReg(), LOWORD_OFFSET, r_tmp.GetReg()); in LoadBaseDispBody()
954 store = res = NewLIR3(opcode, r_src.GetLowReg(), displacement + LOWORD_OFFSET, in StoreBaseDispBody()
976 store = NewLIR3(opcode, r_src.GetLowReg(), LOWORD_OFFSET, r_scratch.GetReg()); in StoreBaseDispBody()
/art/compiler/dex/quick/arm/
Dint_arm.cc467 NewLIR3(kThumb2Fmdrr, r_dest.GetReg(), r_src.GetLowReg(), r_src.GetHighReg()); in OpRegCopyWide()
471 NewLIR3(kThumb2Fmrrd, r_dest.GetLowReg(), r_dest.GetHighReg(), r_src.GetReg()); in OpRegCopyWide()
474 if (r_src.GetHighReg() != r_dest.GetLowReg()) { in OpRegCopyWide()
477 } else if (r_src.GetLowReg() != r_dest.GetHighReg()) { in OpRegCopyWide()
793 if (rl_address.reg.GetReg() != rl_result.reg.GetLowReg()) { in GenInlinedPeek()
954 …NewLIR4(kThumb2Strexd /* eq */, r_tmp.GetReg(), rl_new_value.reg.GetLowReg(), rl_new_value.reg.Get… in GenInlinedCas()
1160 NewLIR4(kThumb2OrrRRRs, t_reg.GetReg(), reg.GetLowReg(), reg.GetHighReg(), 0); in GenDivZeroCheckWide()
1230 if (rl_result.reg.GetLowReg() == rl_src.reg.GetHighReg()) { in GenNegLong()
1309 NewLIR3(kThumb2MulRRR, tmp1.GetReg(), rl_src1.reg.GetLowReg(), rl_src1.reg.GetHighReg()); in GenMulLong()
1310 NewLIR4(kThumb2Umull, res_lo.GetReg(), res_hi.GetReg(), rl_src1.reg.GetLowReg(), in GenMulLong()
[all …]
Dutility_arm.cc737 r_dest.GetLowReg(), r_dest.GetHighReg(), rs_r15pc.GetReg(), 0, 0, data_target); in LoadConstantWide()
896 lir = NewLIR4(opcode, r_src_dest.GetLowReg(), r_src_dest.GetHighReg(), r_ptr.GetReg(), in LoadStoreUsingInsnWithOffsetImm8Shl2()
1046 load = NewLIR3(kThumb2Ldrexd, r_dest.GetLowReg(), r_dest.GetHighReg(), r_ptr.GetReg()); in LoadBaseDisp()
1205 NewLIR4(kThumb2Strexd, r_temp.GetReg(), r_src.GetLowReg(), r_src.GetHighReg(), r_ptr.GetReg()); in StoreBaseDisp()
/art/compiler/dex/quick/x86/
Dint_x86.cc165 NewLIR2(kX86MovdxrRR, r_dest.GetReg(), r_src.GetLowReg()); in OpRegCopyWide()
178 NewLIR2(kX86MovdrxRR, r_dest.GetLowReg(), r_src.GetReg()); in OpRegCopyWide()
191 if (r_src.GetHighReg() == r_dest.GetLowReg() && in OpRegCopyWide()
192 r_src.GetLowReg() == r_dest.GetHighReg()) { in OpRegCopyWide()
199 } else if (r_src.GetHighReg() == r_dest.GetLowReg()) { in OpRegCopyWide()
918 (rl_src1.reg.GetLowReg() != rl_result.reg.GetHighReg()) && in GenInlinedMinMax()
919 (rl_src1.reg.GetLowReg() != rl_result.reg.GetLowReg())) { in GenInlinedMinMax()
925 (rl_src1.reg.GetHighReg() != rl_result.reg.GetLowReg()) && in GenInlinedMinMax()
1331 if (rl_i.reg.GetLowReg() == rl_result.reg.GetLowReg()) { in GenInlinedReverseBits()
1342 if (rl_i.reg.GetLowReg() == rl_result.reg.GetLowReg()) { in GenInlinedReverseBits()
[all …]
Dutility_x86.cc260 int dest = r_dest.IsPair() ? r_dest.GetLowReg() : r_dest.GetReg(); in OpMovRegMem()
311 int src = r_src.IsPair() ? r_src.GetLowReg() : r_src.GetReg(); in OpMovMemReg()
570 int32_t low_reg_val = r_dest.IsPair() ? r_dest.GetLowReg() : r_dest.GetReg(); in LoadConstantWide()
708 load2 = NewLIR3(opcode, r_dest.GetLowReg(), r_base.GetReg(), displacement + LOWORD_OFFSET); in LoadBaseIndexedDisp()
710 load = NewLIR3(opcode, r_dest.GetLowReg(), r_base.GetReg(), displacement + LOWORD_OFFSET); in LoadBaseIndexedDisp()
736 load2 = NewLIR5(opcode, r_dest.GetLowReg(), r_base.GetReg(), r_index.GetReg(), scale, in LoadBaseIndexedDisp()
743 load2 = NewLIR5(opcode, r_dest.GetLowReg(), r_base.GetReg(), r_index.GetReg(), scale, in LoadBaseIndexedDisp()
757 load = NewLIR5(opcode, r_dest.GetLowReg(), r_base.GetReg(), r_index.GetReg(), scale, in LoadBaseIndexedDisp()
877 store = NewLIR3(opcode, r_base.GetReg(), displacement + LOWORD_OFFSET, r_src.GetLowReg()); in StoreBaseIndexedDisp()
896 displacement + LOWORD_OFFSET, r_src.GetLowReg()); in StoreBaseIndexedDisp()
Dtarget_x86.cc523 DCHECK_EQ(res.reg.GetLowReg(), rs_rAX.GetReg()); in GetReturnWideAlt()
933 << ", low: " << static_cast<int>(loc.reg.GetLowReg()) in DumpRegLocation()
2061 NewLIR2(kX86MovdrxRR, temp_loc.reg.GetLowReg(), vector_src.GetReg()); in GenAddReduceVector()
2196 NewLIR2(kX86MovdrxRR, rl_result.reg.GetLowReg(), vector_src.GetReg()); in GenReduceVector()
2241 NewLIR2(kX86MovdxrRR, rs_dest.GetReg(), rs_src.GetLowReg()); in LoadVectorRegister()
/art/compiler/dex/quick/
Dgen_invoke.cc1186 if (rl_i.reg.GetLowReg() == rl_result.reg.GetLowReg()) { in GenInlinedReverseBytes()
1193 if (rl_i.reg.GetLowReg() == rl_result.reg.GetLowReg()) { in GenInlinedReverseBytes()
1237 rl_result.reg.GetLowReg() == rl_src.reg.GetHighReg())) { in GenInlinedAbsLong()
1239 if (rl_result.reg.GetLowReg() != rl_src.reg.GetLowReg() && in GenInlinedAbsLong()
1240 rl_result.reg.GetLowReg() != rl_src.reg.GetHighReg() && in GenInlinedAbsLong()
1241 rl_result.reg.GetHighReg() != rl_src.reg.GetLowReg() && in GenInlinedAbsLong()
Dmir_to_lir-inl.h263 RegisterInfo* res = reg.IsPair() ? reginfo_map_[reg.GetLowReg()] : reginfo_map_[reg.GetReg()]; in GetRegInfo()
Dgen_common.cc1463 …if ((rl_result.reg.GetLowReg() == rl_src1.reg.GetHighReg()) || (rl_result.reg.GetLowReg() == rl_sr… in GenLong3Addr()
1970 if (rl_result.reg.GetLowReg() == rl_src2.reg.GetHighReg()) { in GenArithOpLong()
Dralloc_util.cc551 int free_low = rl_free.reg.GetLowReg(); in FreeRegLocTemps()
553 int keep_low = rl_keep.reg.GetLowReg(); in FreeRegLocTemps()
/art/compiler/dex/
Dreg_storage.h228 int GetLowReg() const { in GetLowReg() function