Home
last modified time | relevance | path

Searched refs:IsDirty (Results 1 – 7 of 7) sorted by relevance

/art/runtime/gc/accounting/
Dcard_table_test.cc86 EXPECT_TRUE(!card_table_->IsDirty(obj)); in TEST_F()
88 EXPECT_TRUE(card_table_->IsDirty(obj)); in TEST_F()
Dcard_table.h64 bool IsDirty(const mirror::Object* obj) const { in IsDirty() function
/art/compiler/dex/quick/
Dgen_loadstore.cc176 if (IsDirty(rl_dest.reg) && LiveOut(rl_dest.s_reg_low)) { in StoreValue()
265 if (IsDirty(rl_dest.reg) && (LiveOut(rl_dest.s_reg_low) || in StoreValueWide()
296 if (IsDirty(rl_dest.reg) && LiveOut(rl_dest.s_reg_low)) { in StoreFinalValue()
329 if (IsDirty(rl_dest.reg) && (LiveOut(rl_dest.s_reg_low) || in StoreFinalValueWide()
Dralloc_util.cc150 info->IsDirty(), info->SReg(), info->DefStart() != nullptr); in DumpRegPool()
602 bool Mir2Lir::IsDirty(RegStorage reg) { in IsDirty() function in art::Mir2Lir
607 res = p_lo->IsDirty() || p_hi->IsDirty(); in IsDirty()
610 res = p->IsDirty(); in IsDirty()
733 if ((info1->IsLive() && info1->IsDirty()) || (info2->IsLive() && info2->IsDirty())) { in FlushRegWide()
750 if (info->IsLive() && info->IsDirty()) { in FlushRegWide()
762 if (info->IsLive() && info->IsDirty()) { in FlushReg()
780 if (info->IsDirty() && info->IsLive()) { in FlushAllRegs()
Dmir_to_lir-inl.h32 DCHECK(!(p->IsLive() && p->IsDirty())) << "Live & dirty temp in clobber"; in ClobberBody()
Dmir_to_lir.h366 bool IsDirty() { return dirty_; } in IsDirty() function
735 bool IsDirty(RegStorage reg);
/art/runtime/gc/
Dheap.cc2868 } else if (!card_table->IsDirty(obj)) { in operator ()()