Searched refs:REG_USE1 (Results 1 – 6 of 6) sorted by relevance
| /art/compiler/dex/quick/x86/ |
| D | assemble_x86.cc | 45 { kX86 ## opname ## 8TR, kThreadReg, mem_use | IS_BINARY_OP | REG_USE1 | SETS_CCODES …
57 { kX86 ## opname ## 16TR, kThreadReg, mem_use | IS_BINARY_OP | REG_USE1 | SETS_CCODE…
73 { kX86 ## opname ## 32TR, kThreadReg, mem_use | IS_BINARY_OP | REG_USE1 | SETS_CCODE…
89 { kX86 ## opname ## 64TR, kThreadReg, mem_use | IS_BINARY_OP | REG_USE1 | SETS_CCODE…
173 …{ kX86Mov8TR, kThreadReg, IS_STORE | IS_BINARY_OP | REG_USE1, { THREAD_PREFIX, 0, 0x88, 0,…
185 …{ kX86Mov16TR, kThreadReg, IS_STORE | IS_BINARY_OP | REG_USE1, { THREAD_PREFIX, 0x66, 0x89…
199 …{ kX86Mov32TR, kThreadReg, IS_STORE | IS_BINARY_OP | REG_USE1, { THREAD_PREFIX, 0, 0x89, 0…
216 …{ kX86Mov64TR, kThreadReg, IS_STORE | IS_BINARY_OP | REG_USE1, { THREAD_PREFIX, REX_W, 0x8…
339 { kX86 ## opname ## RR, kRegReg, IS_BINARY_OP | reg_def | REG_USE1, { prefix, 0, 0x0…
340 { kX86 ## opname ## RM, kRegMem, IS_LOAD | IS_TERTIARY_OP | reg_def | REG_USE1, { prefix, 0, 0x0…
[all …]
|
| /art/compiler/dex/quick/ |
| D | mir_to_lir.h | 71 #define REG_USE1 (1ULL << kRegUse1) macro
116 #define REG_DEF0_USE1 (REG_DEF0 | REG_USE1)
123 #define REG_USE01 (REG_USE0 | REG_USE1)
125 #define REG_USE12 (REG_USE1 | REG_USE2)
127 #define REG_USE123 (REG_USE1 | REG_USE2 | REG_USE3)
|
| D | mir_to_lir-inl.h | 231 if (flags & REG_USE1) { in SetupResourceMasks()
|
| /art/compiler/dex/quick/mips/ |
| D | assemble_mips.cc | 151 kFmtBitBlt, 15, 11, IS_QUAD_OP | REG_DEF0 | REG_USE1,
|
| /art/compiler/dex/quick/arm64/ |
| D | assemble_arm64.cc | 413 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_DEF01 | REG_USE1 | IS_LOAD,
|
| /art/compiler/dex/quick/arm/ |
| D | assemble_arm.cc | 1051 IS_QUAD_OP | REG_USE0 | REG_USE1 | REG_USE2 | IS_STORE_OFF4,
|