/external/llvm/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 576 ARM_AM::AddrOpc AddSub = ARM_AM::add; in SelectLdStSOReg() local 578 AddSub = ARM_AM::sub; in SelectLdStSOReg() 584 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, in SelectLdStSOReg() 607 ARM_AM::AddrOpc AddSub = N.getOpcode() == ISD::SUB ? ARM_AM::sub:ARM_AM::add; in SelectLdStSOReg() local 656 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, ShOpcVal), in SelectLdStSOReg() 675 ARM_AM::AddrOpc AddSub = ARM_AM::add; in SelectAddrMode2Worker() local 677 AddSub = ARM_AM::sub; in SelectAddrMode2Worker() 683 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, in SelectAddrMode2Worker() 722 ARM_AM::AddrOpc AddSub = ARM_AM::add; in SelectAddrMode2Worker() local 724 AddSub = ARM_AM::sub; in SelectAddrMode2Worker() [all …]
|
D | ARMLoadStoreOptimizer.cpp | 1271 ARM_AM::AddrOpc AddSub = ARM_AM::add; in MergeBaseUpdateLoadStore() local 1284 AddSub = ARM_AM::sub; in MergeBaseUpdateLoadStore() 1290 NewOpc = getPreIndexedLoadStoreOpcode(Opcode, AddSub); in MergeBaseUpdateLoadStore() 1304 AddSub = ARM_AM::sub; in MergeBaseUpdateLoadStore() 1309 NewOpc = getPostIndexedLoadStoreOpcode(Opcode, AddSub); in MergeBaseUpdateLoadStore() 1337 int Offset = AddSub == ARM_AM::sub ? -Bytes : Bytes; in MergeBaseUpdateLoadStore() 1342 int Offset = ARM_AM::getAM2Opc(AddSub, Bytes, ARM_AM::no_shift); in MergeBaseUpdateLoadStore() 1348 int Offset = AddSub == ARM_AM::sub ? -Bytes : Bytes; in MergeBaseUpdateLoadStore() 1360 int Offset = ARM_AM::getAM2Opc(AddSub, Bytes, ARM_AM::no_shift); in MergeBaseUpdateLoadStore() 1366 int Offset = AddSub == ARM_AM::sub ? -Bytes : Bytes; in MergeBaseUpdateLoadStore() [all …]
|
/external/v8/src/arm64/ |
D | assembler-arm64.cc | 1087 AddSub(rd, rn, operand, LeaveFlags, ADD); in add() 1094 AddSub(rd, rn, operand, SetFlags, ADD); in adds() 1108 AddSub(rd, rn, operand, LeaveFlags, SUB); in sub() 1115 AddSub(rd, rn, operand, SetFlags, SUB); in subs() 2149 void Assembler::AddSub(const Register& rd, in AddSub() function in v8::internal::Assembler
|
D | macro-assembler-arm64.cc | 500 AddSub(rd, rn, imm_operand, S, op); in AddSubMacro() 503 AddSub(rd, rn, temp, S, op); in AddSubMacro() 506 AddSub(rd, rn, operand, S, op); in AddSubMacro()
|
D | assembler-arm64.h | 1979 void AddSub(const Register& rd,
|
/external/vixl/src/vixl/a64/ |
D | macro-assembler-a64.cc | 1380 AddSub(rd, rn, imm_operand, S, op); in AddSubMacro() 1383 AddSub(rd, rn, temp, S, op); in AddSubMacro() 1386 AddSub(rd, rn, operand, S, op); in AddSubMacro()
|
D | assembler-a64.cc | 865 AddSub(rd, rn, operand, LeaveFlags, ADD); in add() 872 AddSub(rd, rn, operand, SetFlags, ADD); in adds() 886 AddSub(rd, rn, operand, LeaveFlags, SUB); in sub() 893 AddSub(rd, rn, operand, SetFlags, SUB); in subs() 4572 void Assembler::AddSub(const Register& rd, in AddSub() function in vixl::Assembler
|
D | assembler-a64.h | 4249 void AddSub(const Register& rd,
|
/external/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 2122 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode2Operands() local 2126 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAddrMode2Operands() 2143 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAM2OffsetImmOperands() local 2147 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAM2OffsetImmOperands() 2166 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode3Operands() local 2170 Val = ARM_AM::getAM3Opc(AddSub, Val); in addAddrMode3Operands() 2194 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAM3OffsetOperands() local 2198 Val = ARM_AM::getAM3Opc(AddSub, Val); in addAM3OffsetOperands() 2216 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode5Operands() local 2220 Val = ARM_AM::getAM5Opc(AddSub, Val); in addAddrMode5Operands()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 570 defm ADD : AddSub<0, "add", add>; 571 defm SUB : AddSub<1, "sub">;
|
D | AArch64InstrFormats.td | 1636 multiclass AddSub<bit isSub, string mnemonic,
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 20274 if (SDValue AddSub = combineShuffleToAddSub(N, DAG)) in PerformShuffleCombine() local 20275 return AddSub; in PerformShuffleCombine()
|