| /external/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.h | 30 BR_CC, enumerator
|
| D | BPFISelLowering.cpp | 103 setOperationAction(ISD::BR_CC, MVT::i64, Custom); in BPFTargetLowering()
176 case ISD::BR_CC: in LowerOperation()
489 return DAG.getNode(BPFISD::BR_CC, DL, Op.getValueType(), Chain, LHS, RHS, in LowerBR_CC()
521 case BPFISD::BR_CC: in getTargetNodeName()
|
| D | BPFInstrInfo.td | 40 def BPFbrcc : SDNode<"BPFISD::BR_CC", SDT_BPFBrCC,
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 545 BR_CC, enumerator
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.h | 58 BR_CC, enumerator
|
| D | MSP430ISelLowering.cpp | 109 setOperationAction(ISD::BR_CC, MVT::i8, Custom); in MSP430TargetLowering()
110 setOperationAction(ISD::BR_CC, MVT::i16, Custom); in MSP430TargetLowering()
197 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
909 return DAG.getNode(MSP430ISD::BR_CC, dl, Op.getValueType(), in LowerBR_CC()
1151 case MSP430ISD::BR_CC: return "MSP430ISD::BR_CC"; in getTargetNodeName()
|
| D | MSP430InstrInfo.td | 61 def MSP430brcc : SDNode<"MSP430ISD::BR_CC", SDT_MSP430BrCC,
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | SIISelLowering.cpp | 47 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in SITargetLowering()
265 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
|
| D | R600ISelLowering.cpp | 36 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in R600TargetLowering()
249 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 1211 case ISD::BR_CC: { in LegalizeOp()
1214 unsigned CompareOperand = Node->getOpcode() == ISD::BR_CC ? 2 : 0; in LegalizeOp()
3820 Tmp1 = DAG.getNode(ISD::BR_CC, dl, MVT::Other, in ExpandNode()
3829 Tmp1 = DAG.getNode(ISD::BR_CC, dl, MVT::Other, Tmp1, in ExpandNode()
3950 case ISD::BR_CC: { in ExpandNode()
3969 Tmp1 = DAG.getNode(ISD::BR_CC, dl, Node->getValueType(0), Tmp1, in ExpandNode()
3974 Tmp1 = DAG.getNode(ISD::BR_CC, dl, Node->getValueType(0), Tmp1, Tmp4, in ExpandNode()
4036 if (Node->getOpcode() == ISD::BR_CC) in PromoteNode()
4193 case ISD::BR_CC: { in PromoteNode()
4202 Results.push_back(DAG.getNode(ISD::BR_CC, dl, Node->getValueType(0), in PromoteNode()
|
| D | SelectionDAGDumper.cpp | 267 case ISD::BR_CC: return "br_cc"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 683 case ISD::BR_CC: Res = SoftenFloatOp_BR_CC(N); break; in SoftenFloatOperand()
1373 case ISD::BR_CC: Res = ExpandFloatOp_BR_CC(N); break; in ExpandFloatOperand()
|
| D | LegalizeIntegerTypes.cpp | 837 case ISD::BR_CC: Res = PromoteIntOp_BR_CC(N, OpNo); break; in PromoteIntegerOperand()
2517 case ISD::BR_CC: Res = ExpandIntOp_BR_CC(N); break; in ExpandIntegerOperand()
|
| D | DAGCombiner.cpp | 1371 case ISD::BR_CC: return visitBR_CC(N); in visit()
8392 TLI.isOperationLegalOrCustom(ISD::BR_CC, in visitBRCOND()
8394 return DAG.getNode(ISD::BR_CC, SDLoc(N), MVT::Other, in visitBRCOND()
8544 return DAG.getNode(ISD::BR_CC, SDLoc(N), MVT::Other, in visitBR_CC()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1681 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in HexagonTargetLowering()
1682 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in HexagonTargetLowering()
1683 setOperationAction(ISD::BR_CC, MVT::i1, Expand); in HexagonTargetLowering()
1684 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in HexagonTargetLowering()
1685 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in HexagonTargetLowering()
1747 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in HexagonTargetLowering()
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 148 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in NVPTXTargetLowering()
149 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in NVPTXTargetLowering()
150 setOperationAction(ISD::BR_CC, MVT::i1, Expand); in NVPTXTargetLowering()
151 setOperationAction(ISD::BR_CC, MVT::i8, Expand); in NVPTXTargetLowering()
152 setOperationAction(ISD::BR_CC, MVT::i16, Expand); in NVPTXTargetLowering()
153 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in NVPTXTargetLowering()
154 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in NVPTXTargetLowering()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1450 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in SparcTargetLowering()
1451 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in SparcTargetLowering()
1452 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in SparcTargetLowering()
1453 setOperationAction(ISD::BR_CC, MVT::f128, Custom); in SparcTargetLowering()
1469 setOperationAction(ISD::BR_CC, MVT::i64, Custom); in SparcTargetLowering()
2804 case ISD::BR_CC: return LowerBR_CC(Op, DAG, *this, in LowerOperation()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 132 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in AArch64TargetLowering()
133 setOperationAction(ISD::BR_CC, MVT::i64, Custom); in AArch64TargetLowering()
134 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in AArch64TargetLowering()
135 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in AArch64TargetLowering()
179 setOperationAction(ISD::BR_CC, MVT::f128, Custom); in AArch64TargetLowering()
286 setOperationAction(ISD::BR_CC, MVT::f16, Promote); in AArch64TargetLowering()
354 setOperationAction(ISD::BR_CC, MVT::v4f16, Expand); in AArch64TargetLowering()
387 setOperationAction(ISD::BR_CC, MVT::v8f16, Expand); in AArch64TargetLowering()
541 setOperationAction(ISD::BR_CC, MVT::v1f64, Expand); in AArch64TargetLowering()
1932 case ISD::BR_CC: in LowerOperation()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 303 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in MipsTargetLowering()
304 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in MipsTargetLowering()
305 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in MipsTargetLowering()
306 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in MipsTargetLowering()
|
| /external/llvm/lib/Target/R600/ |
| D | R600ISelLowering.cpp | 70 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in R600TargetLowering()
71 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in R600TargetLowering()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 133 setOperationAction(ISD::BR_CC, VT, Custom); in SystemZTargetLowering()
2698 case ISD::BR_CC: in LowerOperation()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 431 def brcc : SDNode<"ISD::BR_CC" , SDTBrCC, [SDNPHasChain]>;
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 93 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in XCoreTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 301 setOperationAction(ISD::BR_CC , MVT::f32, Expand); in X86TargetLowering()
302 setOperationAction(ISD::BR_CC , MVT::f64, Expand); in X86TargetLowering()
303 setOperationAction(ISD::BR_CC , MVT::f80, Expand); in X86TargetLowering()
304 setOperationAction(ISD::BR_CC , MVT::i8, Expand); in X86TargetLowering()
305 setOperationAction(ISD::BR_CC , MVT::i16, Expand); in X86TargetLowering()
306 setOperationAction(ISD::BR_CC , MVT::i32, Expand); in X86TargetLowering()
307 setOperationAction(ISD::BR_CC , MVT::i64, Expand); in X86TargetLowering()
1255 setOperationAction(ISD::BR_CC, MVT::i1, Expand); in X86TargetLowering()
21972 case ISD::BR_CC: in CMPEQCombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 850 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in ARMTargetLowering()
851 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in ARMTargetLowering()
852 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in ARMTargetLowering()
6279 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
|