/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 497 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, enumerator
|
D | BasicTTIImpl.h | 566 ISD = ISD::FCOS; in getIntrinsicInstrCost()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 150 case ISD::FCOS: return "fcos"; in getOperationName()
|
D | LegalizeFloatTypes.cpp | 76 case ISD::FCOS: R = SoftenFloatRes_FCOS(N); break; in SoftenFloatResult() 892 case ISD::FCOS: ExpandFloatRes_FCOS(N, Lo, Hi); break; in ExpandFloatResult() 1736 case ISD::FCOS: in PromoteFloatResult()
|
D | LegalizeVectorOps.cpp | 303 case ISD::FCOS: in LegalizeOp()
|
D | LegalizeVectorTypes.cpp | 78 case ISD::FCOS: in ScalarizeVectorResult() 619 case ISD::FCOS: in SplitVectorResult() 1801 case ISD::FCOS: in WidenVectorResult()
|
D | LegalizeDAG.cpp | 2326 ? ISD::FCOS : ISD::FSIN; in useSinCos() 3300 case ISD::FCOS: { in ExpandNode() 4250 case ISD::FCOS: in PromoteNode()
|
D | SelectionDAGBuilder.cpp | 4998 case Intrinsic::cos: Opcode = ISD::FCOS; break; in visitIntrinsicCall() 6003 if (visitUnaryFloatCall(I, ISD::FCOS)) in visitCall()
|
/external/llvm/lib/Target/R600/ |
D | SIISelLowering.cpp | 77 setOperationAction(ISD::FCOS, MVT::f32, Custom); in SITargetLowering() 696 case ISD::FCOS: in LowerOperation() 1233 case ISD::FCOS: in LowerTrig()
|
D | R600ISelLowering.cpp | 64 setOperationAction(ISD::FCOS, MVT::f32, Custom); in R600TargetLowering() 588 case ISD::FCOS: in LowerOperation() 986 case ISD::FCOS: in LowerTrig()
|
D | AMDGPUISelLowering.cpp | 365 setOperationAction(ISD::FCOS, VT, Expand); in AMDGPUTargetLowering()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 165 setOperationAction(ISD::FCOS, MVT::f128, Expand); in AArch64TargetLowering() 277 setOperationAction(ISD::FCOS, MVT::f32, Expand); in AArch64TargetLowering() 278 setOperationAction(ISD::FCOS, MVT::f64, Expand); in AArch64TargetLowering() 299 setOperationAction(ISD::FCOS, MVT::f16, Promote); in AArch64TargetLowering() 339 setOperationAction(ISD::FCOS, MVT::v4f16, Expand); in AArch64TargetLowering() 369 setOperationAction(ISD::FCOS, MVT::v8f16, Expand); in AArch64TargetLowering() 524 setOperationAction(ISD::FCOS, MVT::v1f64, Expand); in AArch64TargetLowering() 639 setOperationAction(ISD::FCOS, VT.getSimpleVT(), Expand); in addTypeForNEON()
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 1515 setOperationAction(ISD::FCOS , MVT::f128, Expand); in SparcTargetLowering() 1520 setOperationAction(ISD::FCOS , MVT::f64, Expand); in SparcTargetLowering() 1525 setOperationAction(ISD::FCOS , MVT::f32, Expand); in SparcTargetLowering()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 1690 setOperationAction(ISD::FCOS, MVT::f64, Expand); in HexagonTargetLowering() 1693 setOperationAction(ISD::FCOS, MVT::f32, Expand); in HexagonTargetLowering()
|
/external/mesa3d/src/mesa/x86/ |
D | assyntax.h | 707 #define FCOS CHOICE(fcos, fcos, fcos) macro 1428 #define FCOS fcos macro
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 466 setOperationAction(ISD::FCOS, MVT::v2f64, Expand); in ARMTargetLowering() 484 setOperationAction(ISD::FCOS, MVT::v4f32, Expand); in ARMTargetLowering() 501 setOperationAction(ISD::FCOS, MVT::v2f32, Expand); in ARMTargetLowering() 605 setOperationAction(ISD::FCOS, MVT::f64, Expand); in ARMTargetLowering() 858 setOperationAction(ISD::FCOS, MVT::f32, Expand); in ARMTargetLowering() 859 setOperationAction(ISD::FCOS, MVT::f64, Expand); in ARMTargetLowering()
|
/external/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 340 setOperationAction(ISD::FCOS, MVT::f32, Expand); in MipsTargetLowering() 341 setOperationAction(ISD::FCOS, MVT::f64, Expand); in MipsTargetLowering()
|
/external/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 404 def fcos : SDNode<"ISD::FCOS" , SDTFPUnaryOp>;
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 163 setOperationAction(ISD::FCOS , MVT::f64, Expand); in PPCTargetLowering() 169 setOperationAction(ISD::FCOS , MVT::f32, Expand); in PPCTargetLowering() 452 setOperationAction(ISD::FCOS, VT, Expand); in PPCTargetLowering() 664 setOperationAction(ISD::FCOS , MVT::v4f64, Expand); in PPCTargetLowering() 710 setOperationAction(ISD::FCOS , MVT::v4f32, Expand); in PPCTargetLowering()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 540 setOperationAction(ISD::FCOS , MVT::f64, Expand); in X86TargetLowering() 543 setOperationAction(ISD::FCOS , MVT::f32, Expand); in X86TargetLowering() 570 setOperationAction(ISD::FCOS , MVT::f32, Expand); in X86TargetLowering() 582 setOperationAction(ISD::FCOS , MVT::f64, Expand); in X86TargetLowering() 599 setOperationAction(ISD::FCOS , MVT::f64, Expand); in X86TargetLowering() 600 setOperationAction(ISD::FCOS , MVT::f32, Expand); in X86TargetLowering() 640 setOperationAction(ISD::FCOS , MVT::f80, Expand); in X86TargetLowering() 690 setOperationAction(ISD::FCOS, VT, Expand); in X86TargetLowering()
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 273 setOperationAction(ISD::FCOS, VT, Expand); in SystemZTargetLowering()
|
/external/llvm/docs/ |
D | WritingAnLLVMBackend.rst | 1376 setOperationAction(ISD::FCOS, MVT::f32, Expand);
|