| /external/llvm/test/tools/llvm-symbolizer/ |
| D | dsym.test | 4 …hint=%p/Inputs/dsym-test-exe-differentname.dSYM < %t.input | FileCheck %s --check-prefix=CHECK-HINT
11 CHECK-HINT: main
12 CHECK-HINT: dsym-test.c
13 CHECK-HINT: main
14 CHECK-HINT: dsym-test.c
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64A53Fix835769.cpp | 172 BuildMI(I->getParent(), DL, TII->get(AArch64::HINT)).addImm(0); in insertNopBeforeInstruction()
176 BuildMI(MBB, MI, DL, TII->get(AArch64::HINT)).addImm(0); in insertNopBeforeInstruction()
|
| D | AArch64AsmPrinter.cpp | 388 EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::HINT).addImm(0)); in LowerSTACKMAP()
430 EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::HINT).addImm(0)); in LowerPATCHPOINT()
|
| D | AArch64InstrInfo.td | 356 def HINT : HintI<"hint">;
357 def : InstAlias<"nop", (HINT 0b000)>;
358 def : InstAlias<"yield",(HINT 0b001)>;
359 def : InstAlias<"wfe", (HINT 0b010)>;
360 def : InstAlias<"wfi", (HINT 0b011)>;
361 def : InstAlias<"sev", (HINT 0b100)>;
362 def : InstAlias<"sevl", (HINT 0b101)>;
|
| D | AArch64InstrInfo.cpp | 2368 NopInst.setOpcode(AArch64::HINT); in getNoopForMachoTarget()
|
| /external/clang/include/clang/Basic/ |
| D | BuiltinsAArch64.def | 30 // HINT
|
| D | BuiltinsARM.def | 70 // HINT
|
| /external/elfutils/src/backends/ |
| D | alpha_reloc.def | 39 RELOC_TYPE (HINT, REL)
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrInfo.cpp | 38 NopInst.setOpcode(ARM::HINT); in getNoopForMachoTarget()
|
| D | ARMInstrInfo.td | 1840 def HINT : AI<(outs), (ins imm0_239:$imm), MiscFrm, NoItinerary,
1848 def : InstAlias<"nop$p", (HINT 0, pred:$p)>, Requires<[IsARM, HasV6K]>;
1849 def : InstAlias<"yield$p", (HINT 1, pred:$p)>, Requires<[IsARM, HasV6K]>;
1850 def : InstAlias<"wfe$p", (HINT 2, pred:$p)>, Requires<[IsARM, HasV6K]>;
1851 def : InstAlias<"wfi$p", (HINT 3, pred:$p)>, Requires<[IsARM, HasV6K]>;
1852 def : InstAlias<"sev$p", (HINT 4, pred:$p)>, Requires<[IsARM, HasV6K]>;
1853 def : InstAlias<"sevl$p", (HINT 5, pred:$p)>, Requires<[IsARM, HasV8]>;
|
| /external/icu/icu4c/source/samples/msgfmt/ |
| D | README.TXT | 63 HINT: Your message pattern should have a "number" element and a
|
| /external/opencv/cxcore/src/ |
| D | cxnorm.cpp | 841 ICV_DEF_NORM_FUNC_ALL_L1( 32f, fabs, fabs, HINT, NOHINT,
885 ICV_DEF_NORM_FUNC_ALL_L2( 32f, HINT, NOHINT, float,
|
| D | cxsumpixels.cpp | 374 ICV_DEF_SUM_ALL( Sum, 32f, CV_NOP, float, double, double, double, HINT, NOHINT, 0 )
|
| /external/llvm/include/llvm/IR/ |
| D | IntrinsicsAArch64.td | 36 // HINT
|
| D | IntrinsicsARM.td | 137 // HINT
|
| /external/antlr/antlr-3.4/runtime/C/doxygen/ |
| D | buildrec.dox | 247 /// nodes = antlr3CommonTreeNodeStreamNewTree(langAST.tree, ANTLR3_SIZE_HINT); // sIZE HINT WILL …
|
| /external/v8/src/arm64/ |
| D | constants-arm64.h | 671 HINT = SystemHintFixed | 0x00000000 enumerator
|
| D | disasm-arm64.cc | 1179 DCHECK(instr->Mask(SystemHintMask) == HINT); in VisitSystem()
|
| D | assembler-arm64.cc | 1756 Emit(HINT | ImmHint(code) | Rt(xzr)); in hint()
|
| D | simulator-arm64.cc | 3215 DCHECK(instr->Mask(SystemHintMask) == HINT); in VisitSystem()
|
| /external/llvm/lib/Target/ARM/InstPrinter/ |
| D | ARMInstPrinter.cpp | 76 case ARM::HINT: in printInst()
|
| /external/vixl/src/vixl/a64/ |
| D | constants-a64.h | 695 HINT = SystemHintFixed | 0x00000000 enumerator
|
| D | simulator-a64.cc | 2411 VIXL_ASSERT(instr->Mask(SystemHintMask) == HINT); in VisitSystem()
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 494 ### HINT ### subsection
|
| /external/elfutils/src/libdwfl/ |
| D | ChangeLog | 1357 * segment.c (lookup): Fix fencepost in checking for HINT match.
|