Searched refs:SCVTF (Results 1 – 9 of 9) sorted by relevance
| /external/v8/src/arm64/ |
| D | constants-arm64.h | 1185 SCVTF = FPIntegerConvertFixed | 0x00020000, enumerator
1186 SCVTF_sw = SCVTF,
1187 SCVTF_sx = SCVTF | SixtyFourBits,
1188 SCVTF_dw = SCVTF | FP64,
1189 SCVTF_dx = SCVTF | SixtyFourBits | FP64,
|
| D | assembler-arm64.cc | 2048 Emit(SF(rn) | FPType(fd) | SCVTF | Rn(rn) | Rd(fd)); in scvtf()
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | arm64-basic-a64-undefined.txt | 26 # SCVTF on fixed point W-registers is undefined if scale<5> == 0.
|
| /external/vixl/src/vixl/a64/ |
| D | constants-a64.h | 1278 SCVTF = FPIntegerConvertFixed | 0x00020000, enumerator
1279 SCVTF_sw = SCVTF,
1280 SCVTF_sx = SCVTF | SixtyFourBits,
1281 SCVTF_dw = SCVTF | FP64,
1282 SCVTF_dx = SCVTF | SixtyFourBits | FP64,
|
| D | assembler-a64.cc | 2933 Emit(SF(rn) | FPType(vd) | SCVTF | Rn(rn) | Rd(vd)); in scvtf()
|
| /external/pcre/dist/sljit/ |
| D | sljitNativeARM_64.c | 109 #define SCVTF 0x9e620000 macro
1615 FAIL_IF(push_inst(compiler, (SCVTF ^ inv_bits) | VD(dst_r) | RN(src))); in sljit_emit_fop1_convd_fromw()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 2358 defm SCVTF : IntegerToFP<0, "scvtf", sint_to_fp>;
2654 defm SCVTF : SIMDTwoVectorIntToFP<0, 0, 0b11101, "scvtf", sint_to_fp>;
3103 defm SCVTF : SIMDTwoScalarCVTSD< 0, 0, 0b11101, "scvtf", AArch64sitof>;
4383 defm SCVTF : SIMDScalarRShiftSD<0, 0b11100, "scvtf">;
4457 defm SCVTF: SIMDVectorRShiftSDToFP<0, 0b11100, "scvtf",
4628 // SCVTF GPR -> FPR is 9 cycles.
4629 // SCVTF FPR -> FPR is 4 cyclces.
4631 // Therefore, we can do 2 sign extensions and one SCVTF FPR -> FPR
4682 // SCVTF on floating point registers (both source and destination
|
| D | AArch64SchedCyclone.td | 572 // SCVTF,UCVTF V,V
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 3014 ### SCVTF ### subsection
3021 ### SCVTF ### subsection
|