Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_UDIV (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c170 { 1, 2, 0, 0, 0, 0, COMP, "UDIV", TGSI_OPCODE_UDIV },
280 case TGSI_OPCODE_UDIV: in tgsi_opcode_infer_src_type()
328 case TGSI_OPCODE_UDIV: in tgsi_opcode_infer_dst_type()
Dtgsi_exec.c4097 case TGSI_OPCODE_UDIV: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h380 #define TGSI_OPCODE_UDIV 130 macro
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp370 case TGSI_OPCODE_UDIV: in inferSrcType()
1757 case TGSI_OPCODE_UDIV: in handleInstruction()
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c1062 bld_base->op_actions[TGSI_OPCODE_UDIV].emit = emit_udiv; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c1615 bld_base->op_actions[TGSI_OPCODE_UDIV].emit = udiv_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5379 {TGSI_OPCODE_UDIV, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_udiv},
5553 {TGSI_OPCODE_UDIV, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_udiv},
5727 {TGSI_OPCODE_UDIV, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_udiv},