Home
last modified time | relevance | path

Searched refs:b32 (Results 1 – 25 of 58) sorted by relevance

123

/external/libopus/silk/
Dmacros.h41 …lk_SMULWB(a32, b32) ((((a32) >> 16) * (opus_int32)((opus_int16)(b32))) + ((((a32) & 0x0… argument
44 #define silk_SMLAWB(a32, b32, c32) ((a32) + ((((b32) >> 16) * (opus_int32)((opus_int16)(c32))… argument
47 #define silk_SMULWT(a32, b32) (((a32) >> 16) * ((b32) >> 16) + ((((a32) & 0x0000FFFF) * … argument
50 #define silk_SMLAWT(a32, b32, c32) ((a32) + (((b32) >> 16) * ((c32) >> 16)) + ((((b32) & 0x00… argument
53 #define silk_SMULBB(a32, b32) ((opus_int32)((opus_int16)(a32)) * (opus_int32)((opus_int1… argument
56 #define silk_SMLABB(a32, b32, c32) ((a32) + ((opus_int32)((opus_int16)(b32))) * (opus_int32)(… argument
59 #define silk_SMULBT(a32, b32) ((opus_int32)((opus_int16)(a32)) * ((b32) >> 16)) argument
62 #define silk_SMLABT(a32, b32, c32) ((a32) + ((opus_int32)((opus_int16)(b32))) * ((c32) >> 16)) argument
65 #define silk_SMLAL(a64, b32, c32) (silk_ADD64((a64), ((opus_int64)(b32) * (opus_int64)(c32))… argument
68 #define silk_SMULWW(a32, b32) silk_MLA(silk_SMULWB((a32), (b32)), (a32), silk_RSHIFT_ROU… argument
[all …]
DMacroDebug.h150 static OPUS_INLINE opus_int32 silk_ADD_SAT32_(opus_int32 a32, opus_int32 b32, char *file, int line){ in silk_ADD_SAT32_() argument
152 res = ((((opus_uint32)(a32) + (opus_uint32)(b32)) & 0x80000000) == 0 ? \ in silk_ADD_SAT32_()
153 ((((a32) & (b32)) & 0x80000000) != 0 ? silk_int32_MIN : (a32)+(b32)) : \ in silk_ADD_SAT32_()
154 ((((a32) | (b32)) & 0x80000000) == 0 ? silk_int32_MAX : (a32)+(b32)) ); in silk_ADD_SAT32_()
155 if ( res != silk_SAT32( (opus_int64)a32 + (opus_int64)b32 ) ) in silk_ADD_SAT32_()
157 fprintf (stderr, "silk_ADD_SAT32(%d, %d) in %s: line %d\n", a32, b32, file, line); in silk_ADD_SAT32_()
211 static OPUS_INLINE opus_int32 silk_SUB_SAT32_( opus_int32 a32, opus_int32 b32, char *file, int line… in silk_SUB_SAT32_() argument
213 res = ((((opus_uint32)(a32)-(opus_uint32)(b32)) & 0x80000000) == 0 ? \ in silk_SUB_SAT32_()
214 (( (a32) & ((b32)^0x80000000) & 0x80000000) ? silk_int32_MIN : (a32)-(b32)) : \ in silk_SUB_SAT32_()
215 ((((a32)^0x80000000) & (b32) & 0x80000000) ? silk_int32_MAX : (a32)-(b32)) ); in silk_SUB_SAT32_()
[all …]
DMacroCount.h54 static OPUS_INLINE opus_int32 silk_MUL(opus_int32 a32, opus_int32 b32){ in silk_MUL() argument
57 ret = a32 * b32; in silk_MUL()
62 static OPUS_INLINE opus_uint32 silk_MUL_uint(opus_uint32 a32, opus_uint32 b32){ in silk_MUL_uint() argument
65 ret = a32 * b32; in silk_MUL_uint()
69 static OPUS_INLINE opus_int32 silk_MLA(opus_int32 a32, opus_int32 b32, opus_int32 c32){ in silk_MLA() argument
72 ret = a32 + b32 * c32; in silk_MLA()
77 static OPUS_INLINE opus_int32 silk_MLA_uint(opus_uint32 a32, opus_uint32 b32, opus_uint32 c32){ in silk_MLA_uint() argument
80 ret = a32 + b32 * c32; in silk_MLA_uint()
85 static OPUS_INLINE opus_int32 silk_SMULWB(opus_int32 a32, opus_int32 b32){ in silk_SMULWB() argument
88 …ret = (a32 >> 16) * (opus_int32)((opus_int16)b32) + (((a32 & 0x0000FFFF) * (opus_int32)((opus_int1… in silk_SMULWB()
[all …]
DInlines.h99 const opus_int32 b32, /* I denominator (Q0) */ in silk_DIV32_varQ() argument
106 silk_assert( b32 != 0 ); in silk_DIV32_varQ()
112 b_headrm = silk_CLZ32( silk_abs(b32) ) - 1; in silk_DIV32_varQ()
113 …b32_nrm = silk_LSHIFT(b32, b_headrm); /* Q: b_headrm … in silk_DIV32_varQ()
144 const opus_int32 b32, /* I denominator (Q0) */ in silk_INVERSE32_varQ() argument
151 silk_assert( b32 != 0 ); in silk_INVERSE32_varQ()
155 b_headrm = silk_CLZ32( silk_abs(b32) ) - 1; in silk_INVERSE32_varQ()
156 …b32_nrm = silk_LSHIFT(b32, b_headrm); /* Q: b_headrm … in silk_INVERSE32_varQ()
DSigProc_FIX.h394 #define silk_MUL(a32, b32) ((a32) * (b32)) argument
397 #define silk_MUL_uint(a32, b32) silk_MUL(a32, b32) argument
400 #define silk_MLA(a32, b32, c32) silk_ADD32((a32),((b32) * (c32))) argument
403 #define silk_MLA_uint(a32, b32, c32) silk_MLA(a32, b32, c32) argument
406 #define silk_SMULTT(a32, b32) (((a32) >> 16) * ((b32) >> 16)) argument
409 #define silk_SMLATT(a32, b32, c32) silk_ADD32((a32),((b32) >> 16) * ((c32) >> 16)) argument
414 #define silk_SMULL(a32, b32) ((opus_int64)(a32) * /*(opus_int64)*/(b32)) argument
424 #define silk_MLA_ovflw(a32, b32, c32) silk_ADD32_ovflw((a32), (opus_uint32)(b32) * (opus_uint… argument
425 #define silk_SMLABB_ovflw(a32, b32, c32) (silk_ADD32_ovflw((a32) , ((opus_int32)((opus_int16)(b3… argument
428 #define silk_DIV32(a32, b32) ((opus_int32)((a32) / (b32))) argument
[all …]
DLPC_inv_pred_gain.c37 #define MUL32_FRAC_Q(a32, b32, Q) ((opus_int32)(silk_RSHIFT_ROUND64(silk_SMULL(a32, b32), Q))) argument
/external/llvm/test/CodeGen/NVPTX/
Denvreg.ll40 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg0
42 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg1
44 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg2
46 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg3
48 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg4
50 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg5
52 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg6
54 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg7
56 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg8
58 ; CHECK: mov.b32 %r{{[0-9]+}}, %envreg9
[all …]
Drotate.ll5 declare i32 @llvm.nvvm.rotate.b32(i32, i32)
12 ; SM20: shl.b32
14 ; SM20: shr.b32
16 ; SM35: shf.l.wrap.b32
17 %val = tail call i32 @llvm.nvvm.rotate.b32(i32 %a, i32 %b)
28 ; SM35: shf.l.wrap.b32
29 ; SM35: shf.l.wrap.b32
41 ; SM35: shf.r.wrap.b32
42 ; SM35: shf.r.wrap.b32
50 ; SM20: shl.b32
[all …]
Dtexsurf-queries.ll19 ; SM20: txq.width.b32
20 ; SM30: txq.width.b32
30 ; SM20: txq.width.b32 %r{{[0-9]+}}, [tex0]
31 ; SM30: txq.width.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
40 ; SM20: txq.height.b32
41 ; SM30: txq.height.b32
51 ; SM20: txq.height.b32 %r{{[0-9]+}}, [tex0]
52 ; SM30: txq.height.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
61 ; SM20: suq.width.b32
62 ; SM30: suq.width.b32
[all …]
Dcttz.ll11 ; CHECK: popc.b32
17 ; CHECK: popc.b32
30 ; CHECK: popc.b32
36 ; CHECK: popc.b32
Dctlz.ll10 ; CHECK: clz.b32
16 ; CHECK: clz.b32
29 ; CHECK: clz.b32
35 ; CHECK: clz.b32
Di8-param.ll5 ; CHECK: .visible .func (.param .b32 func_retval0) callee
9 ; CHECK: st.param.b32
18 ; CHECK: ld.param.b32
Dconvert-int-sm20.ll12 ; CHECK: st.param.b32 [func_retval{{[0-9]+}}+0], %r[[R0]]
20 ; CHECK: st.param.b32 [func_retval{{[0-9]+}}+0], %r[[R0]]
32 ; CHECK: st.param.b32 [func_retval{{[0-9]+}}+0], %r[[R0]]
40 ; CHECK: st.param.b32 [func_retval{{[0-9]+}}+0], %r[[R0]]
Dsurf-write-cuda.ll14 ; SM20: sust.b.1d.b32.trap [%rd[[SURFREG]], {%r{{[0-9]+}}}], {%r{{[0-9]+}}}
16 ; SM30: sust.b.1d.b32.trap [%rd[[SURFREG]], {%r{{[0-9]+}}}], {%r{{[0-9]+}}}
31 ; SM20: sust.b.1d.b32.trap [surf0, {%r{{[0-9]+}}}], {%r{{[0-9]+}}}
32 ; SM30: sust.b.1d.b32.trap [%rd[[SURFREG]], {%r{{[0-9]+}}}], {%r{{[0-9]+}}}
Dsurf-read-cuda.ll14 ; SM20: suld.b.1d.b32.trap {%r[[RED:[0-9]+]]}, [%rd[[SURFREG]], {%r{{[0-9]+}}}]
16 ; SM30: suld.b.1d.b32.trap {%r[[RED:[0-9]+]]}, [%rd[[SURFREG]], {%r{{[0-9]+}}}]
34 ; SM20: suld.b.1d.b32.trap {%r[[RED:[0-9]+]]}, [surf0, {%r{{[0-9]+}}}]
35 ; SM30: suld.b.1d.b32.trap {%r[[RED:[0-9]+]]}, [%rd[[SURFHANDLE]], {%r{{[0-9]+}}}]
Dmodule-inline-asm.ll5 ; CHECK: .global .b32 val;
6 module asm ".global .b32 val;"
Dinline-asm.ll13 ; CHECK: selp.b32 %r{{[0-9]+}}, %r{{[0-9]+}}, %r{{[0-9]+}}, %p{{[0-9]+}}
14 %0 = tail call i32 asm "selp.b32 $0, $1, $2, $3;", "=r,r,r,b"(i32 %a, i32 %b, i1 %cond)
Dctpop.ll6 ; CHECK: popc.b32
12 ; CHECK: popc.b32
Dvector-args.ll5 ; CHECK: .func (.param .b32 func_retval0) foo
17 ; CHECK: .func (.param .b32 func_retval0) bar
Datomics.ll36 ; CHECK: atom.and.b32
61 ; CHECK: atom.or.b32
75 ; CHECK: atom.xor.b32
172 ; CHECK: atom.cas.b32
/external/webrtc/src/common_audio/signal_processing/
Dsignal_processing_unittest.cc149 WebRtc_Word32 b32[kVectorSize]; in TEST_F() local
167 WebRtcSpl_MemSetW32(b32, 3, kVectorSize); in TEST_F()
169 EXPECT_EQ(3, b32[kk]); in TEST_F()
171 EXPECT_EQ(kVectorSize, WebRtcSpl_ZerosArrayW32(b32, kVectorSize)); in TEST_F()
173 EXPECT_EQ(0, b32[kk]); in TEST_F()
175 EXPECT_EQ(kVectorSize, WebRtcSpl_OnesArrayW32(b32, kVectorSize)); in TEST_F()
177 EXPECT_EQ(1, b32[kk]); in TEST_F()
202 b32[kk] = B[kk]; in TEST_F()
205 WebRtcSpl_VectorBitShiftW32ToW16(bTmp16, kVectorSize, b32, 1); in TEST_F()
213 WebRtcSpl_VectorBitShiftW32(bTmp32, kVectorSize, b32, 1); in TEST_F()
[all …]
/external/e2fsprogs/lib/ext2fs/
Ddblist.c376 struct ext2_db_entry a32, b32; in dir_block_cmp() local
381 b32.ino = db_b->ino; b32.blk = db_b->blk; in dir_block_cmp()
382 b32.blockcnt = db_b->blockcnt; in dir_block_cmp()
384 return sortfunc32(&a32, &b32); in dir_block_cmp()
/external/llvm/lib/Target/NVPTX/
DNVPTXIntrinsics.td147 def INT_NVVM_CLZ_I : F_MATH_1<"clz.b32 \t$dst, $src0;", Int32Regs, Int32Regs,
152 def INT_NVVM_POPC_I : F_MATH_1<"popc.b32 \t$dst, $src0;", Int32Regs, Int32Regs,
157 def INT_NVVM_PRMT : F_MATH_3<"prmt.b32 \t$dst, $src0, $src1, $src2;", Int32Regs,
284 def INT_NVVM_BREV32 : F_MATH_1<"brev.b32 \t$dst, $src0;", Int32Regs, Int32Regs,
664 !strconcat(".reg .b32 %temp; \n\t",
669 !strconcat(".reg .b32 %temp; \n\t",
811 def INT_NVVM_BITCAST_F2I : F_MATH_1<"mov.b32 \t$dst, $src0;", Int32Regs,
813 def INT_NVVM_BITCAST_I2F : F_MATH_1<"mov.b32 \t$dst, $src0;", Float32Regs,
1040 defm INT_PTX_ATOM_SWAP_G_32 : F_ATOMIC_2<Int32Regs, ".global", ".b32", ".exch",
1042 defm INT_PTX_ATOM_SWAP_S_32 : F_ATOMIC_2<Int32Regs, ".shared", ".b32", ".exch",
[all …]
/external/webrtc/src/common_audio/signal_processing/include/
Dsignal_processing_library.h91 #define WEBRTC_SPL_MUL_32_32_RSFT32(a32a, a32b, b32) \ argument
92 ((WebRtc_Word32)(WEBRTC_SPL_MUL_16_32_RSFT16(a32a, b32) \
93 + (WEBRTC_SPL_MUL_16_32_RSFT16(a32b, b32) >> 16)))
94 #define WEBRTC_SPL_MUL_32_32_RSFT32BI(a32, b32) \ argument
96 (WebRtc_Word16)(a32 >> 16)), b32) + \
98 (WebRtc_Word16)((a32 & 0x0000FFFF) >> 1)), b32) >> 15)))
/external/webrtc/src/modules/audio_coding/codecs/isac/fix/source/
Dlattice.c21 #define LATTICE_MUL_32_32_RSFT16(a32a, a32b, b32) \ argument
22 ((WebRtc_Word32)(WEBRTC_SPL_MUL(a32a, b32) + (WEBRTC_SPL_MUL_16_32_RSFT16(a32b, b32))))

123