| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-bitfield-extract.ll | 77 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #24
93 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
110 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
131 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
153 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
175 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
196 ; CHECK-NEXT: bfxil [[REG1]], w1, #0, #3
216 ; CHECK-NEXT: bfxil [[REG1]], x1, #0, #3
245 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
268 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
[all …]
|
| D | bitfield-insert-0.ll | 7 ; CHECK: bfxil {{w[0-9]+}}, {{w[0-9]+}}, #0, #18
|
| D | or-combine.ll | 5 ; CHECK-NOT: bfxil
|
| D | bitfield-insert.ll | 67 ; CHECK: bfxil {{x[0-9]+}}, {{x[0-9]+}}, #0, #16
|
| D | arm64-promote-const.ll | 176 call void asm sideeffect "bfxil w0, w0, $0, $1", "i,i"(i32 28, i32 4)
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | arm64-bitfield.txt | 14 # CHECK: bfxil w1, w2, #1, #15
15 # CHECK: bfxil x1, x2, #1, #15
|
| D | basic-a64-instructions.txt | 624 # CHECK: bfxil xzr, x4, #0, #1
626 # CHECK: bfxil x5, x6, #12, #52
711 # CHECK: bfxil w9, w10, #0, #1
713 # CHECK: bfxil x19, x20, #0, #64
715 # CHECK: bfxil w9, w10, #0, #32
728 # CHECK: bfxil w9, w10, #0, #1
729 # CHECK: bfxil x2, x3, #63, #1
730 # CHECK: bfxil x19, x20, #0, #64
731 # CHECK: bfxil x9, x10, #5, #59
732 # CHECK: bfxil w9, w10, #0, #32
[all …]
|
| /external/llvm/test/MC/AArch64/ |
| D | arm64-bitfield-encoding.s | 19 ; CHECK: bfxil w1, w2, #1, #15 ; encoding: [0x41,0x3c,0x01,0x33]
20 ; CHECK: bfxil x1, x2, #1, #15 ; encoding: [0x41,0x3c,0x41,0xb3]
|
| D | basic-a64-diagnostics.s | 989 bfxil w1, w2, #0, #0
990 bfxil wsp, w9, #0, #1
991 bfxil w9, w10, #32, #1
992 bfxil w11, w12, #32, #0
993 bfxil w9, w10, #10, #23
994 bfxil x3, x5, #12, #53
995 bfxil sp, x3, #7, #6
996 bfxil w3, wsp, #10, #8
|
| D | arm64-aliases.s | 178 bfxil w0, w0, #2, #3
179 bfxil x0, x0, #2, #3
191 ; CHECK: bfxil w0, w0, #0, #2
192 ; CHECK: bfxil x0, x0, #0, #2
193 ; CHECK: bfxil w0, w0, #2, #3
194 ; CHECK: bfxil x0, x0, #2, #3
|
| D | basic-a64-instructions.s | 1083 bfxil w9, w10, #0, #1
1084 bfxil x2, x3, #63, #1
1085 bfxil x19, x20, #0, #64
1086 bfxil x9, x10, #5, #59
1087 bfxil w9, w10, #0, #32
1088 bfxil w11, w12, #31, #1
1089 bfxil w13, w14, #29, #3
1090 bfxil xzr, xzr, #10, #11
|
| /external/v8/test/cctest/ |
| D | test-disasm-arm64.cc | 546 COMPARE(bfxil(w13, w14, 7, 14), "bfxil w13, w14, #7, #14"); in TEST_()
547 COMPARE(bfxil(x15, x16, 8, 13), "bfxil x15, x16, #8, #13"); in TEST_()
|
| /external/v8/src/arm64/ |
| D | macro-assembler-arm64-inl.h | 359 bfxil(rd, rn, lsb, width); in Bfxil()
|
| D | assembler-arm64.h | 1226 void bfxil(const Register& rd, in bfxil() function
|
| /external/vixl/src/vixl/a64/ |
| D | macro-assembler-a64.h | 1003 bfxil(rd, rn, lsb, width); in Bfxil()
|
| D | assembler-a64.h | 1370 void bfxil(const Register& rd, in bfxil() function
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 160 void bfxil(const Register& rd,
|
| /external/vixl/test/ |
| D | test-disasm-a64.cc | 557 COMPARE(bfxil(w13, w14, 7, 14), "bfxil w13, w14, #7, #14"); in TEST()
558 COMPARE(bfxil(x15, x16, 8, 13), "bfxil x15, x16, #8, #13"); in TEST()
|