Searched refs:isBeforeLegalize (Results 1 – 9 of 9) sorted by relevance
| /external/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 1275 if (!DCI.isBeforeLegalize() || in performUCharToFloatCombine()
1281 assert(DCI.isBeforeLegalize() && "Unexpected legal type"); in performUCharToFloatCombine()
1427 if (DCI.isBeforeLegalize()) in performAndCombine()
1640 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
1753 if (DCI.isBeforeLegalize()) in PerformDAGCombine()
|
| D | AMDGPUISelLowering.cpp | 2334 if (!DCI.isBeforeLegalize()) in performStoreCombine()
2512 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 1298 DCI.isBeforeLegalize() && N0->hasOneUse()) { in SimplifySetCC()
1352 if (DCI.isBeforeLegalize() && in SimplifySetCC()
1670 EVT ShiftTy = DCI.isBeforeLegalize() ? in SimplifySetCC()
1700 EVT ShiftTy = DCI.isBeforeLegalize() ? in SimplifySetCC()
1728 EVT ShiftTy = DCI.isBeforeLegalize() ? in SimplifySetCC()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 1631 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
1648 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
1812 if (!DCI.isBeforeLegalize() || in PerformDAGCombine()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetLowering.h | 2116 bool isBeforeLegalize() const { return Level == BeforeLegalizeTypes; } in isBeforeLegalize() function
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 531 if (DCI.isBeforeLegalize()) in performADDECombine()
786 if (DCI.isBeforeLegalize()) in performSUBECombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 7760 if (DCI.isBeforeLegalize() || !Subtarget->hasNEON() in AddCombineToVPADDL()
7857 if (DCI.isBeforeLegalize()) return SDValue(); in AddCombineTo64bitMLAL()
8104 if (DCI.isBeforeLegalize() || DCI.isCalledByLegalizer()) in PerformMULCombine()
8958 if (DCI.isBeforeLegalize() || DCI.isCalledByLegalizer()) in PerformVLDCombine()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 20268 if (!DCI.isBeforeLegalize() && !TLI.isTypeLegal(VT.getVectorElementType())) in PerformShuffleCombine()
20294 if (!DCI.isBeforeLegalize() && DCI.isBeforeLegalizeOps() && in PerformShuffleCombine()
21213 !DCI.isBeforeLegalize()) { in PerformSELECTCombine()
21224 !DCI.isBeforeLegalize() && in PerformSELECTCombine()
21261 TargetLowering::TargetLoweringOpt TLO(DAG, DCI.isBeforeLegalize(), in PerformSELECTCombine()
21628 if (!DCI.isBeforeLegalize() && !DCI.isBeforeLegalizeOps()) { in PerformCMOVCombine()
21792 if (DCI.isBeforeLegalize() || DCI.isCalledByLegalizer()) in PerformMulCombine()
23182 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformBTCombine()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 8005 if (!DCI.isBeforeLegalize()) in performSTORECombine()
8163 if (DCI.isBeforeLegalize() || DCI.isCalledByLegalizer()) in performNEONPostLDSTCombine()
|