Home
last modified time | relevance | path

Searched refs:saddl2 (Results 1 – 17 of 17) sorted by relevance

/external/libavc/common/armv8/
Dih264_inter_pred_luma_horz_hpel_vert_hpel_av8.s139 saddl2 v23.4s, v18.8h, v23.8h
164 saddl2 v22.4s, v0.8h, v20.8h
220 saddl2 v23.4s, v18.8h, v23.8h
246 saddl2 v22.4s, v2.8h, v20.8h
299 saddl2 v23.4s, v18.8h, v23.8h
325 saddl2 v22.4s, v4.8h, v20.8h
381 saddl2 v23.4s, v18.8h, v23.8h
406 saddl2 v22.4s, v6.8h, v20.8h
481 saddl2 v22.4s, v12.8h, v22.8h
513 saddl2 v22.4s, v28.8h, v22.8h
[all …]
Dih264_inter_pred_luma_horz_qpel_vert_hpel_av8.s202 saddl2 v22.4s, v18.8h, v22.8h
227 saddl2 v22.4s, v0.8h, v20.8h
289 saddl2 v22.4s, v18.8h, v22.8h
315 saddl2 v22.4s, v2.8h, v20.8h
373 saddl2 v22.4s, v18.8h, v22.8h
399 saddl2 v22.4s, v4.8h, v20.8h
460 saddl2 v22.4s, v18.8h, v22.8h
485 saddl2 v22.4s, v6.8h, v20.8h
566 saddl2 v22.4s, v12.8h, v22.8h
598 saddl2 v22.4s, v28.8h, v22.8h
[all …]
Dih264_inter_pred_luma_horz_hpel_vert_qpel_av8.s257 saddl2 v6.4s, v6.8h, v16.8h
291 saddl2 v6.4s, v8.8h, v20.8h
334 saddl2 v6.4s, v10.8h, v8.8h
360 saddl2 v6.4s, v12.8h, v28.8h
506 saddl2 v6.4s, v6.8h, v16.8h
537 saddl2 v6.4s, v8.8h, v20.8h
579 saddl2 v6.4s, v10.8h, v8.8h
605 saddl2 v6.4s, v12.8h, v28.8h
750 saddl2 v6.4s, v6.8h, v16.8h
784 saddl2 v6.4s, v8.8h, v20.8h
[all …]
Dih264_iquant_itrans_recon_av8.s659 saddl2 v25.4s, v13.8h, v11.8h
665 saddl2 v29.4s, v15.8h, v9.8h
/external/llvm/test/MC/AArch64/
Dneon-3vdiff.s25 saddl2 v0.4s, v1.8h, v2.8h
26 saddl2 v0.8h, v1.16b, v2.16b
27 saddl2 v0.2d, v1.4s, v2.4s
Dneon-diagnostics.s2113 saddl2 v0.4s, v1.8s, v2.8h
2114 saddl2 v0.8h, v1.16h, v2.16b
2115 saddl2 v0.2d, v1.4d, v2.4s
/external/llvm/test/CodeGen/AArch64/
Darm64-vadd.ll161 ; CHECK-NEXT: saddl2.8h v0, v0, v1
177 ; CHECK-NEXT: saddl2.4s v0, v0, v1
193 ; CHECK-NEXT: saddl2.2d v0, v0, v1
760 ; CHECK: saddl2.2d
Darm64-neon-3vdiff.ll115 ; CHECK: saddl2 {{v[0-9]+}}.8h, {{v[0-9]+}}.16b, {{v[0-9]+}}.16b
127 ; CHECK: saddl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, {{v[0-9]+}}.8h
139 ; CHECK: saddl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s
/external/llvm/test/MC/Disassembler/AArch64/
Dneon-instructions.txt1132 # CHECK: saddl2 v0.4s, v1.8h, v2.8h
1133 # CHECK: saddl2 v0.8h, v1.16b, v2.16b
1134 # CHECK: saddl2 v0.2d, v1.4s, v2.4s
/external/vixl/src/vixl/a64/
Dsimulator-a64.h1963 LogicVRegister saddl2(VectorFormat vform,
Dmacro-assembler-a64.h2133 V(saddl2, Saddl2) \
Dassembler-a64.h3063 void saddl2(const VRegister& vd,
Dsimulator-a64.cc2760 case NEON_SADDL2: saddl2(vf_l, rd, rn, rm); break; in VisitNEON3Different()
Dlogic-a64.cc2839 LogicVRegister Simulator::saddl2(VectorFormat vform, in saddl2() function in vixl::Simulator
Dassembler-a64.cc2364 V(saddl2, NEON_SADDL2, vn.IsVector() && vn.IsQ()) \
/external/vixl/doc/
Dsupported-instructions.md2975 void saddl2(const VRegister& vd,
/external/valgrind/none/tests/arm64/
Dfp_and_simd.stdout.exp27376 saddl2 v2.2d, v11.4s, v29.4s 5c45d76ec9836a98b79222391cc34433 847c13951740467b6793864a5a5dc2aa …
27378 saddl2 v2.4s, v11.8h, v29.8h b55f52fe7ac8f3637c00aa5b22bdf940 a8bb3c006b2fa9ca2fd85b02ca830046 …
27380 saddl2 v2.8h, v11.16b, v29.16b fca5bc1ff33b3671457d1653c5881c93 13ddedf35f84ddd452e5ac87aeb4c3a0…