| /external/llvm/test/MC/AArch64/ |
| D | neon-simd-shift.s | 353 uqshrn2 v0.16b, v1.8h, #3
354 uqshrn2 v0.8h, v1.4s, #3
355 uqshrn2 v0.4s, v1.2d, #3
|
| D | arm64-advsimd.s | 1432 uqshrn2.16b v0, v0, #2
1434 uqshrn2.8h v0, v0, #4
1436 uqshrn2.4s v0, v0, #6
1604 ; CHECK: uqshrn2.16b v0, v0, #2 ; encoding: [0x00,0x94,0x0e,0x6f]
1606 ; CHECK: uqshrn2.8h v0, v0, #4 ; encoding: [0x00,0x94,0x1c,0x6f]
1608 ; CHECK: uqshrn2.4s v0, v0, #6 ; encoding: [0x00,0x94,0x3a,0x6f]
1697 uqshrn2 v8.16b, v9.8h, #2
1699 uqshrn2 v6.8h, v7.4s, #4
1701 uqshrn2 v4.4s, v5.2d, #6
1761 ; CHECK: uqshrn2.16b v8, v9, #2 ; encoding: [0x28,0x95,0x0e,0x6f]
[all …]
|
| D | arm64-diags.s | 132 uqshrn2 v4.4s, v5.2d, #67
144 ; CHECK-ERRORS: uqshrn2 v4.4s, v5.2d, #67
|
| D | neon-diagnostics.s | 1955 uqshrn2 v0.16b, v1.8h, #17
1956 uqshrn2 v0.8h, v1.4s, #33
1957 uqshrn2 v0.4s, v1.2d, #65
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-neon-simd-shift.ll | 467 ; CHECK: uqshrn2 {{v[0-9]+}}.16b, {{v[0-9]+}}.8h, #3
478 ; CHECK: uqshrn2 {{v[0-9]+}}.8h, {{v[0-9]+}}.4s, #9
489 ; CHECK: uqshrn2 {{v[0-9]+}}.4s, {{v[0-9]+}}.2d, #19
|
| D | arm64-vshift.ll | 1105 ;CHECK: uqshrn2.16b v0, {{v[0-9]+}}, #1
1115 ;CHECK: uqshrn2.8h v0, {{v[0-9]+}}, #1
1125 ;CHECK: uqshrn2.4s v0, {{v[0-9]+}}, #1
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | arm64-advsimd.txt | 2158 # CHECK: uqshrn2.16b v0, v0, #6
2160 # CHECK: uqshrn2.8h v0, v0, #12
2162 # CHECK: uqshrn2.4s v0, v0, #26
|
| D | neon-instructions.txt | 1037 # CHECK: uqshrn2 v0.16b, v1.8h, #3
1038 # CHECK: uqshrn2 v0.8h, v1.4s, #3
1039 # CHECK: uqshrn2 v0.4s, v1.2d, #3
|
| /external/valgrind/none/tests/arm64/ |
| D | fp_and_simd.stdout.exp | 28222 uqshrn2 v4.4s, v29.2d, #1 863393a1fd40fe23458a1e0ce7198025 e460311d699a8ca5b39cc9a5d627c0c9 ff…
28223 uqshrn2 v4.4s, v29.2d, #17 78f41cae3ebfc225e4c978fae8bcb847 a73353348ff8168921be30c5ea6ae466 f…
28224 uqshrn2 v4.4s, v29.2d, #32 94f24bb5b66da4432209cb0554122368 2e3bf17c03fc1641c6d9673b7ed793bb 2…
28228 uqshrn2 v4.8h, v29.4s, #1 39c9f0132879da50d49149dd9fe5456f 6aebc710571337e6037eeaed5fb934bd ff…
28229 uqshrn2 v4.8h, v29.4s, #9 cf17f41b4b31f419cff5159eb9d94cb0 611b7372ee7927e15d95d3301a1d36ca ff…
28230 uqshrn2 v4.8h, v29.4s, #16 d0e2dd5de2586c3ea99a1abd7dc0c531 5cc0dc4511c7cef02ee5cd0997ec02ce 5…
28234 uqshrn2 v4.16b, v29.8h, #1 866eeb2856c87ce84c36e162a958a035 e9655a86a78308729ddfd8c899d39c0d ff…
28235 uqshrn2 v4.16b, v29.8h, #4 40c9e9acd83a6bf824409f765b1df515 957211b32d73de04636bc4ae7cd8fd08 ff…
28236 uqshrn2 v4.16b, v29.8h, #8 a5e10ca9105afaa41acad627f715fd75 8435c492818aabeae071006b6287673c 84…
|
| /external/vixl/src/vixl/a64/ |
| D | simulator-a64.h | 2209 LogicVRegister uqshrn2(VectorFormat vform,
|
| D | macro-assembler-a64.h | 2398 V(uqshrn2, Uqshrn2) \
|
| D | assembler-a64.h | 3241 void uqshrn2(const VRegister& vd,
|
| D | simulator-a64.cc | 3832 uqshrn2(vf, rd, rn, right_shift); in VisitNEONShiftImmediate()
|
| D | logic-a64.cc | 2661 LogicVRegister Simulator::uqshrn2(VectorFormat vform, in uqshrn2() function in vixl::Simulator
|
| D | assembler-a64.cc | 4456 void Assembler::uqshrn2(const VRegister& vd, in uqshrn2() function in vixl::Assembler
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 4378 void uqshrn2(const VRegister& vd,
|