Home
last modified time | relevance | path

Searched refs:ursqrte (Results 1 – 15 of 15) sorted by relevance

/external/llvm/test/CodeGen/AArch64/
Darm64-vsqrt.ll198 ;CHECK: ursqrte.2s
200 %tmp3 = call <2 x i32> @llvm.aarch64.neon.ursqrte.v2i32(<2 x i32> %tmp1)
206 ;CHECK: ursqrte.4s
208 %tmp3 = call <4 x i32> @llvm.aarch64.neon.ursqrte.v4i32(<4 x i32> %tmp1)
212 declare <2 x i32> @llvm.aarch64.neon.ursqrte.v2i32(<2 x i32>) nounwind readnone
213 declare <4 x i32> @llvm.aarch64.neon.ursqrte.v4i32(<4 x i32>) nounwind readnone
/external/llvm/test/MC/AArch64/
Dneon-simd-misc.s600 ursqrte v6.4s, v8.4s
601 ursqrte v4.2s, v0.2s
Dneon-diagnostics.s5947 ursqrte v0.16b, v31.16b
5948 ursqrte v2.8h, v4.8h
5949 ursqrte v1.8b, v9.8b
5950 ursqrte v13.4h, v21.4h
5951 ursqrte v1.2d, v9.2d
Darm64-advsimd.s505 ursqrte.2s v0, v0
555 ; CHECK: ursqrte.2s v0, v0 ; encoding: [0x00,0xc8,0xa1,0x2e]
/external/vixl/src/vixl/a64/
Dsimulator-a64.h2480 LogicVRegister ursqrte(VectorFormat vform,
Dmacro-assembler-a64.h2289 V(ursqrte, Ursqrte) \
Dassembler-a64.h2816 void ursqrte(const VRegister& vd,
Dsimulator-a64.cc2585 case NEON_URSQRTE: ursqrte(fpf, rd, rn); return; in VisitNEON2RegMisc()
Dlogic-a64.cc4734 LogicVRegister Simulator::ursqrte(VectorFormat vform, in ursqrte() function in vixl::Simulator
Dassembler-a64.cc3929 void Assembler::ursqrte(const VRegister& vd, in ursqrte() function in vixl::Assembler
/external/vixl/test/
Dtest-simulator-a64.cc3983 DEFINE_TEST_NEON_2SAME_2S_4S(ursqrte, Basic) in DEFINE_TEST_NEON_2DIFF_FP_SCALAR_SD()
/external/vixl/doc/
Dsupported-instructions.md4447 void ursqrte(const VRegister& vd,
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-advsimd.txt504 # CHECK: ursqrte.2s v0, v0
/external/valgrind/none/tests/arm64/
Dfp_and_simd.stdout.exp28760 ursqrte v6.4s, v27.4s 6e368c61fa7a2d56e377a76471a733e2 bff3eb2bd48ec88fe61329d2eb55b3d1 940000…
28761 ursqrte v6.2s, v27.2s 1db9feff0e51bafc213da3e016175ed6 1e1e24f9ca7969dd1091a0e7dfda5845 000000…
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td2668 defm URSQRTE: SIMDTwoVectorS<1, 1, 0b11100, "ursqrte", int_aarch64_neon_ursqrte>;