| /art/compiler/optimizing/ |
| D | intrinsics_mips.cc | 286 __ And(TMP, out, AT); in GenReverse() local
289 __ And(out, out, AT); in GenReverse() local
297 __ And(TMP, out, AT); in GenReverse() local
300 __ And(out, out, AT); in GenReverse() local
303 __ And(TMP, out, AT); in GenReverse() local
306 __ And(out, out, AT); in GenReverse() local
309 __ And(TMP, out, AT); in GenReverse() local
312 __ And(out, out, AT); in GenReverse() local
345 __ And(out_hi, TMP, AT); in GenReverse() local
348 __ And(TMP, TMP, AT); in GenReverse() local
[all …]
|
| D | code_generator_mips.cc | 1207 __ And(dst, lhs, rhs_reg); in HandleBinaryOp() local
1244 __ And(dst_low, lhs_low, rhs_low); in HandleBinaryOp() local
1245 __ And(dst_high, lhs_high, rhs_high); in HandleBinaryOp() local
1322 __ And(dst_low, lhs_low, TMP); in HandleBinaryOp() local
1332 __ And(dst_high, lhs_high, TMP); in HandleBinaryOp() local
4903 __ And(dst_high, dst_high, TMP); in VisitTypeConversion() local
4974 __ And(dst, dst, TMP); in VisitTypeConversion() local
|
| D | code_generator_arm64.cc | 1734 __ And(dst, lhs, rhs); in HandleBinaryOp() local
1930 __ And(out, left, right_operand); in VisitArm64DataProcWithShifterOp() local
2570 __ And(out, out, abs_imm - 1); in DivRemByPowerOfTwo() local
5054 __ And(temp, temp, Operand(LockWord::kReadBarrierStateMask)); in GenerateReferenceLoadWithBakerReadBarrier() local
|
| D | code_generator_mips64.cc | 1083 __ And(dst, lhs, rhs_reg); in HandleBinaryOp() local
3986 __ And(dst, dst, TMP); in VisitTypeConversion() local
|
| /art/compiler/utils/arm/ |
| D | assembler_arm32_test.cc | 723 TEST_F(AssemblerArm32Test, And) { in TEST_F() argument
|
| /art/compiler/utils/mips/ |
| D | assembler_mips_test.cc | 310 TEST_F(AssemblerMIPSTest, And) { in TEST_F() argument
|
| D | assembler_mips.cc | 282 void MipsAssembler::And(Register rd, Register rs, Register rt) { in And() function in art::mips::MipsAssembler
|
| /art/compiler/utils/mips64/ |
| D | assembler_mips64.cc | 251 void Mips64Assembler::And(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in And() function in art::mips64::Mips64Assembler
|