Home
last modified time | relevance | path

Searched defs:Available (Results 1 – 15 of 15) sorted by relevance

/external/pdfium/xfa/src/fxbarcode/common/
DBC_CommonBitSource.cpp66 int32_t CBC_CommonBitSource::Available() { in Available() function in CBC_CommonBitSource
/external/sfntly/cpp/src/sfntly/port/
Dmemory_input_stream.cc38 int32_t MemoryInputStream::Available() { in Available() function in sfntly::MemoryInputStream
Dfile_input_stream.cc36 int32_t FileInputStream::Available() { in Available() function in sfntly::FileInputStream
/external/llvm/lib/Target/AMDGPU/
DR600MachineScheduler.h54 std::vector<SUnit *> Available[IDLast], Pending[IDLast]; variable
/external/sfntly/cpp/src/sfntly/data/
Dfont_input_stream.cc35 int32_t FontInputStream::Available() { in Available() function in sfntly::FontInputStream
/external/google-breakpad/src/common/
Dbyte_cursor.h103 size_t Available() const { return size_t(buffer_->end - here_); } in Available() function
/external/v8/src/base/platform/
Dtime.cc599 bool Available() { return clock_id_ != kClockInvalid; } in Available() function in v8::base::KernelTimestampClock
623 bool Available() { return false; } in Available() function in v8::base::KernelTimestampClock
/external/llvm/lib/Target/Hexagon/
DHexagonMachineScheduler.h137 ReadyQueue Available; member
/external/llvm/lib/CodeGen/
DRegisterScavenging.cpp383 BitVector Available = getRegsAvailable(RC); in scavengeRegister() local
/external/v8/src/heap/
Dspaces-inl.h518 intptr_t LargeObjectSpace::Available() { in Available() function
Dspaces.h1244 intptr_t Available() { in Available() function
1765 intptr_t Available() { in Available() function
2008 intptr_t Available() override { return free_list_.Available(); } in Available() function
2443 intptr_t Available() override { in Available() function
2722 intptr_t Available() override { return Capacity() - Size(); } in Available() function
Dheap.cc243 intptr_t Heap::Available() { in Available() function in v8::internal::Heap
/external/llvm/lib/Target/Mips/
DMips16InstrInfo.cpp364 BitVector Available = rs.getRegsAvailable(&Mips::CPU16RegsRegClass); in loadImmediate() local
/external/llvm/include/llvm/CodeGen/
DMachineScheduler.h576 ReadyQueue Available; variable
/external/llvm/lib/Analysis/
DScalarEvolution.cpp3831 bool Available = true; in IsAvailableOnEntry() member