| /external/llvm/lib/CodeGen/ |
| D | AtomicExpandPass.cpp | 103 bool IsStore, IsLoad; in runOnFunction() local
179 bool IsStore, bool IsLoad) { in bracketInstWithFences()
|
| D | InlineSpiller.cpp | 1018 bool IsLoad = InstrReg; in coalesceStackAccess() local
|
| /external/v8/src/arm64/ |
| D | instructions-arm64.cc | 16 bool Instruction::IsLoad() const { in IsLoad() function in v8::internal::Instruction
|
| /external/clang/lib/StaticAnalyzer/Checkers/ |
| D | CheckerDocumentation.cpp | 138 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation()
|
| /external/vixl/src/vixl/a64/ |
| D | instructions-a64.cc | 74 bool Instruction::IsLoad() const { in IsLoad() function in vixl::Instruction
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 215 bool IsLoad = TII->get(LoadStoreOp).mayLoad(); in buildScratchLoadStore() local
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCVSXSwapRemoval.cpp | 78 unsigned int IsLoad : 1; member
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 454 bool IsLoad = in UpdateBaseRegUses() local
777 bool IsLoad = isi32Load(Opcode); in CreateLoadStoreDouble() local
799 bool IsLoad = isLoadSingle(Opcode); in MergeOpsUpdate() local
|
| D | ARMExpandPseudoInsts.cpp | 107 bool IsLoad; member
|
| D | ARMISelDAGToDAG.cpp | 2084 SDNode *ARMDAGToDAGISel::SelectVLDSTLane(SDNode *N, bool IsLoad, in SelectVLDSTLane()
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1070 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodeSignedLdStInstruction() local
1171 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodePairLdStInstruction() local
|
| /external/clang/include/clang/StaticAnalyzer/Core/ |
| D | Checker.h | 529 bool IsLoad; member
|
| /external/v8/test/unittests/compiler/ |
| D | interpreter-assembler-unittest.cc | 69 Matcher<Node*> InterpreterAssemblerTest::InterpreterAssemblerForTest::IsLoad( in IsLoad() function in v8::internal::compiler::InterpreterAssemblerTest::InterpreterAssemblerForTest
|
| D | node-test-utils.cc | 1989 Matcher<Node*> IsLoad(const Matcher<LoadRepresentation>& rep_matcher, in IsLoad() function
|
| /external/llvm/lib/Target/X86/Utils/ |
| D | X86ShuffleDecode.cpp | 455 void DecodeScalarMoveMask(MVT VT, bool IsLoad, SmallVectorImpl<int> &Mask) { in DecodeScalarMoveMask()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonExpandCondsets.cpp | 853 bool IsLoad = TheI->mayLoad(), IsStore = TheI->mayStore(); in canMoveMemTo() local
|
| /external/llvm/include/llvm/Target/ |
| D | TargetLowering.h | 1092 bool IsLoad) const { in emitLeadingFence()
1104 bool IsLoad) const { in emitTrailingFence()
|
| /external/clang/lib/CodeGen/ |
| D | CGAtomic.cpp | 1035 bool IsLoad = E->getOp() == AtomicExpr::AO__c11_atomic_load || in EmitAtomicExpr() local
|
| /external/clang/lib/StaticAnalyzer/Core/ |
| D | CheckerManager.cpp | 293 bool IsLoad; member
|
| /external/v8/src/crankshaft/ |
| D | hydrogen.h | 2598 bool IsLoad() const { return access_type_ == LOAD; } in IsLoad() function
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 3540 bool IsLoad, int StackOffset, SMLoc IDLoc, in createCpRestoreMemOp()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 14572 bool IsLoad = isa<LoadSDNode>(N) && !cast<LSBaseSDNode>(N)->isVolatile(); in GatherAllAliases() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 5630 bool IsLoad = ISD::isNormalLoad(Ld.getNode()); in LowerVectorBroadcast() local
|