| /external/mesa3d/src/gallium/drivers/r300/compiler/ |
| D | radeon_opcodes.c | 524 unsigned int writemask, in rc_compute_sources_for_writemask()
|
| D | radeon_rename_regs.c | 72 unsigned writemask; in rc_rename_regs() local
|
| D | radeon_pair_regalloc.c | 238 unsigned int writemask, in find_class()
281 unsigned int writemask = rc_variable_writemask_sum(variable); in variable_get_class() local
418 static int get_reg_id(unsigned int index, unsigned int writemask) in get_reg_id()
615 unsigned int chan, class_id, writemask = 0; in do_advanced_regalloc() local
692 unsigned int writemask = reg_get_writemask(reg); in do_advanced_regalloc() local
|
| D | radeon_variable.c | 320 unsigned int writemask; in get_variable_pair_helper() local
392 unsigned int writemask = 0; in rc_variable_writemask_sum() local
|
| D | radeon_compiler.c | 170 …c_move_output(struct radeon_compiler * c, unsigned output, unsigned new_output, unsigned writemask) in rc_move_output()
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_wm_pass0.c | 247 GLuint writemask ) in pass0_set_dst()
317 GLuint writemask = inst->DstReg.WriteMask; in translate_insn() local
353 GLuint writemask = inst->DstReg.WriteMask; in pass0_precalc_mov() local
|
| D | brw_wm_pass1.c | 123 GLuint writemask; in brw_wm_pass1() local
|
| D | brw_fs_vector_splitting.cpp | 273 unsigned int writemask; in visit_leave() local
|
| D | brw_vec4.h | 142 int writemask; /**< Bitfield of WRITEMASK_[XYZW] */ variable
|
| D | brw_vec4.cpp | 169 int writemask) in dst_reg()
|
| D | brw_eu.h | 90 GLuint writemask:4; /* dest only, align16 only */ member
194 GLuint writemask ) in brw_reg()
|
| D | brw_disasm.c | 278 char *writemask[16] = { variable
|
| D | brw_vec4_visitor.cpp | 1918 int writemask = intel->gen == 4 ? WRITEMASK_W : WRITEMASK_X; in visit() local
1963 int mrf, writemask; in visit() local
|
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_text.c | 336 uint *writemask ) in parse_opt_writemask()
683 uint writemask; in parse_dst_operand() local
1071 uint writemask; in parse_declaration() local
|
| D | tgsi_dump.c | 191 uint writemask ) in _dump_writemask()
|
| /external/mesa3d/src/gallium/auxiliary/util/ |
| D | u_blit.c | 202 set_fragment_shader(struct blit_state *ctx, uint writemask, in set_fragment_shader()
435 uint writemask, uint zs_writemask) in util_blit_pixels()
|
| D | u_simple_shaders.c | 117 unsigned writemask ) in util_make_fragment_tex_shader_writemask()
|
| /external/mesa3d/src/glsl/ |
| D | ir_builder.cpp | 49 assign(deref lhs, operand rhs, int writemask) in assign()
|
| /external/mesa3d/src/gallium/drivers/radeonsi/ |
| D | si_state.h | 61 uint8_t writemask[2]; member
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_aos.c | 327 LLVMValueRef writemask; in lp_emit_store_aos() local
|
| /external/mesa3d/src/gallium/drivers/i915/ |
| D | i915_fpc_translate.c | 497 uint writemask; in i915_translate_instruction() local
|
| /external/mesa3d/src/gallium/drivers/llvmpipe/ |
| D | lp_bld_depth.c | 279 LLVMValueRef writemask = lp_build_const_int_vec(bld->gallivm, bld->type, in lp_build_stencil_op() local
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| D | svga_tgsi_emit.h | 290 writemask( SVGA3dShaderDestToken dest, in writemask() function
|
| /external/mesa3d/src/mesa/program/ |
| D | ir_to_mesa.cpp | 105 dst_reg(gl_register_file file, int writemask) in dst_reg()
127 int writemask; /**< Bitfield of WRITEMASK_[XYZW] */ member in dst_reg
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_state.h | 219 unsigned writemask:1; /**< allow depth buffer writes? */ member
232 unsigned writemask:8; member
|