Home
last modified time | relevance | path

Searched refs:A3 (Results 1 – 12 of 12) sorted by relevance

/art/runtime/arch/mips/
Dregisters_mips.h37 A3 = 7, enumerator
Dquick_method_frame_info_mips.h34 (1 << art::mips::A1) | (1 << art::mips::A2) | (1 << art::mips::A3);
Dcontext_mips.cc77 gprs_[A3] = nullptr; in SmashCallerSaves()
/art/runtime/arch/mips64/
Dregisters_mips64.h37 A3 = 7, enumerator
Dquick_method_frame_info_mips64.h33 (1 << art::mips64::A1) | (1 << art::mips64::A2) | (1 << art::mips64::A3) |
Dcontext_mips64.cc78 gprs_[A3] = nullptr; in SmashCallerSaves()
/art/compiler/jni/quick/mips/
Dcalling_convention_mips.cc26 static const Register kCoreArgumentRegisters[] = { A0, A1, A2, A3 };
223 A0, A1, A2, A3
/art/compiler/optimizing/
Dcode_generator_mips.h33 { A1, A2, A3 };
44 { A0, A1, A2, A3 };
122 ? Location::RegisterPairLocation(A2, A3) in GetSetValueLocation()
Dcode_generator_mips64.h33 { A1, A2, A3, A4, A5, A6, A7 };
44 { A0, A1, A2, A3, A4, A5, A6, A7 };
/art/compiler/jni/quick/mips64/
Dcalling_convention_mips64.cc27 A0, A1, A2, A3, A4, A5, A6, A7
/art/compiler/utils/mips/
Dassembler_mips_test.cc64 registers_.push_back(new mips::Register(mips::A3)); in SetUpHelpers()
97 secondary_register_names_.emplace(mips::Register(mips::A3), "a3"); in SetUpHelpers()
232 (Base::GetAssembler()->*f)(mips::A2, mips::A3, &label); in BranchCondTwoRegsHelper()
1335 __ Blt(mips::A2, mips::A3, &label); in TEST_F()
1363 __ Bge(mips::A2, mips::A3, &label); in TEST_F()
1391 __ Bltu(mips::A2, mips::A3, &label); in TEST_F()
1419 __ Bgeu(mips::A2, mips::A3, &label); in TEST_F()
/art/compiler/utils/mips64/
Dassembler_mips64_test.cc88 registers_.push_back(new mips64::GpuRegister(mips64::A3)); in SetUpHelpers()
121 secondary_register_names_.emplace(mips64::GpuRegister(mips64::A3), "a3"); in SetUpHelpers()
256 (Base::GetAssembler()->*f)(mips64::A2, mips64::A3, &label); in BranchCondTwoRegsHelper()
798 __ Beqc(mips64::A2, mips64::A3, &label); in TEST_F()