Searched refs:R6 (Results 1 – 9 of 9) sorted by relevance
| /art/runtime/arch/arm/ |
| D | registers_arm.h | 33 R6 = 6, enumerator
|
| D | quick_method_frame_info_arm.h | 31 (1 << art::arm::R5) | (1 << art::arm::R6) | (1 << art::arm::R7) | (1 << art::arm::R8) |
|
| /art/compiler/jni/quick/arm/ |
| D | calling_convention_arm.cc | 228 callee_save_regs_.push_back(ArmManagedRegister::FromCoreRegister(R6)); in ArmJniCallingConvention()
242 result = 1 << R5 | 1 << R6 | 1 << R7 | 1 << R8 | 1 << R10 | 1 << R11 | 1 << LR; in CoreSpillMask()
|
| /art/compiler/optimizing/ |
| D | codegen_test.cc | 70 AddAllocatedRegister(Location::RegisterLocation(arm::R6)); in TestCodeGeneratorARM()
77 blocked_core_registers_[arm::R6] = false; in SetupBlockedRegisters()
|
| D | code_generator_arm.cc | 52 { R5, R6, R7, R8, R10, R11, LR };
|
| /art/compiler/utils/arm/ |
| D | assembler_arm32_test.cc | 89 new arm::Register(arm::R6), in SetUpHelpers()
151 shifter_operands_.push_back(arm::ShifterOperand(arm::R6)); in SetUpHelpers()
|
| D | managed_register_arm_test.cc | 283 EXPECT_EQ(R6, reg.AsRegisterPairLow()); in TEST()
285 EXPECT_TRUE(reg.Equals(ArmManagedRegister::FromCoreRegisterPair(R6))); in TEST()
|
| D | assembler_thumb2_test.cc | 55 new arm::Register(arm::R6), in SetUpHelpers()
|
| D | assembler_thumb2.cc | 3751 tmp_reg = (base != R5) ? R5 : R6; in StoreToOffset()
3781 CHECK((tmp_reg == R5) || (tmp_reg == R6)); in StoreToOffset()
|