| /art/compiler/optimizing/ |
| D | code_generator_mips.cc | 1255 __ Slt(TMP, lhs_low, ZERO); in HandleBinaryOp() local
2088 __ Slt(TMP, lhs, rhs); in VisitCompare() local
2089 __ Slt(res, rhs, lhs); in VisitCompare() local
2100 __ Slt(TMP, lhs_high, rhs_high); in VisitCompare() local
2101 __ Slt(AT, rhs_high, lhs_high); // Inverted: is actually gt. in VisitCompare() local
2660 __ Slt(dst, lhs, rhs_reg); in GenerateIntCompare() local
2684 __ Slt(dst, rhs_reg, lhs); in GenerateIntCompare() local
2907 __ Slt(TMP, TMP, lhs_high); in GenerateLongCompareAndBranch() local
2915 __ Slt(TMP, lhs_high, TMP); in GenerateLongCompareAndBranch() local
2924 __ Slt(TMP, TMP, lhs_high); in GenerateLongCompareAndBranch() local
[all …]
|
| D | intrinsics_mips.cc | 1101 __ Slt(TMP, b_hi, a_hi); in GenMinMax() local
1138 __ Slt(AT, b, a); in GenMinMax() local
1166 __ Slt(TMP, a_hi, b_hi); in GenMinMax() local
1204 __ Slt(AT, a, b); in GenMinMax() local
|
| D | intrinsics_mips64.cc | 608 __ Slt(AT, rhs, lhs); in GenMinMax() local
617 __ Slt(AT, lhs, rhs); in GenMinMax() local
|
| D | code_generator_mips64.cc | 1728 __ Slt(TMP, lhs, rhs); in VisitCompare() local
1729 __ Slt(res, rhs, lhs); in VisitCompare() local
2289 __ Slt(dst, lhs, rhs_reg); in GenerateIntLongCompare() local
2313 __ Slt(dst, rhs_reg, lhs); in GenerateIntLongCompare() local
|
| /art/compiler/utils/mips/ |
| D | assembler_mips_test.cc | 500 TEST_F(AssemblerMIPSTest, Slt) { in TEST_F() argument
501 DriverStr(RepeatRRR(&mips::MipsAssembler::Slt, "slt ${reg1}, ${reg2}, ${reg3}"), "Slt"); in TEST_F()
|
| D | assembler_mips.cc | 510 void MipsAssembler::Slt(Register rd, Register rs, Register rt) { in Slt() function in art::mips::MipsAssembler
2200 Slt(AT, rs, rt); in Blt()
2212 Slt(AT, rs, rt); in Bge()
|
| D | assembler_mips.h | 201 void Slt(Register rd, Register rs, Register rt);
|
| /art/compiler/utils/mips64/ |
| D | assembler_mips64.h | 202 void Slt(GpuRegister rd, GpuRegister rs, GpuRegister rt);
|
| D | assembler_mips64.cc | 481 void Mips64Assembler::Slt(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in Slt() function in art::mips64::Mips64Assembler
|