Searched refs:FMAXNAN (Results 1 – 12 of 12) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 526 FMINNAN, FMAXNAN, enumerator
|
| D | SelectionDAG.h | 1103 case ISD::FMAXNAN:
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 156 case ISD::FMAXNAN: return "fmaxnan"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 305 case ISD::FMAXNAN: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 113 case ISD::FMAXNAN: in ScalarizeVectorResult()
673 case ISD::FMAXNAN: in SplitVectorResult()
2037 case ISD::FMAXNAN: in WidenVectorResult()
|
| D | SelectionDAGBuilder.cpp | 2497 case SPNB_RETURNS_NAN: Opc = ISD::FMAXNAN; break; in visitSelect()
2503 else if (TLI.isOperationLegalOrCustom(ISD::FMAXNAN, VT)) in visitSelect()
2504 Opc = ISD::FMAXNAN; in visitSelect()
2507 ISD::FMAXNUM : ISD::FMAXNAN; in visitSelect()
|
| D | LegalizeFloatTypes.cpp | 1871 case ISD::FMAXNAN: in PromoteFloatResult()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 145 setOperationAction(ISD::FMAXNAN, T, Legal); in WebAssemblyTargetLowering()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 791 setOperationAction(ISD::FMAXNAN, VT, Expand); in initActions()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 427 def fmaxnan : SDNode<"ISD::FMAXNAN" , SDTFPBinOp>;
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 308 setOperationAction(ISD::FMAXNAN, MVT::f16, Promote); in AArch64TargetLowering()
400 setOperationAction(ISD::FMAXNAN, Ty, Legal); in AArch64TargetLowering()
702 for (unsigned Opcode : {ISD::FMINNAN, ISD::FMAXNAN, in addTypeForNEON()
8402 return DAG.getNode(ISD::FMAXNAN, SDLoc(N), N->getValueType(0), in performIntrinsicCombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 1002 setOperationAction(ISD::FMAXNAN, MVT::f32, Legal); in ARMTargetLowering()
1004 setOperationAction(ISD::FMAXNAN, MVT::v2f32, Legal); in ARMTargetLowering()
1006 setOperationAction(ISD::FMAXNAN, MVT::v4f32, Legal); in ARMTargetLowering()
2856 ? ISD::FMINNAN : ISD::FMAXNAN; in LowerINTRINSIC_WO_CHAIN()
|