Home
last modified time | relevance | path

Searched refs:OUT_BATCH_RELOC (Results 1 – 10 of 10) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_blit.c170 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0, 0); in emit_tx_setup()
226 OUT_BATCH_RELOC(offset, bo, offset, 0, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0); in emit_cb_setup()
228 OUT_BATCH_RELOC(dst_pitch, bo, dst_pitch, 0, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0); in emit_cb_setup()
Dradeon_state_init.c377 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
391 OUT_BATCH_RELOC(rrb->draw_offset, rrb->bo, rrb->draw_offset, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
394 OUT_BATCH_RELOC(cbpitch, rrb->bo, cbpitch, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
445 OUT_BATCH_RELOC(lvl->faces[j].offset, t->mt->bo, lvl->faces[j].offset, in cube_emit_cs()
482 OUT_BATCH_RELOC(lvl->faces[5].offset, t->mt->bo, lvl->faces[5].offset, in tex_emit_cs()
485 OUT_BATCH_RELOC(t->tile_bits, t->mt->bo, get_base_teximage_offset(t), in tex_emit_cs()
490 OUT_BATCH_RELOC(t->tile_bits, t->bo, 0, in tex_emit_cs()
Dradeon_cmdbuf.h53 #define OUT_BATCH_RELOC(data, bo, offset, rd, wd, flags) \ macro
Dradeon_context.c139 OUT_BATCH_RELOC(0, query->bo, query->curr_offset, 0, RADEON_GEM_DOMAIN_GTT, 0); in r100_emit_query_finish()
Dradeon_ioctl.c295 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT, 0, 0); in radeonEmitVertexAOS()
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_blit.c292 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0, 0); in emit_tx_setup()
351 OUT_BATCH_RELOC(offset, bo, offset, 0, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0); in emit_cb_setup()
353 OUT_BATCH_RELOC(dst_pitch, bo, dst_pitch, 0, RADEON_GEM_DOMAIN_GTT|RADEON_GEM_DOMAIN_VRAM, 0); in emit_cb_setup()
Dradeon_cmdbuf.h53 #define OUT_BATCH_RELOC(data, bo, offset, rd, wd, flags) \ macro
Dr200_state_init.c495 OUT_BATCH_RELOC(0, drb->bo, 0, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
510 OUT_BATCH_RELOC(rrb->draw_offset, rrb->bo, rrb->draw_offset, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
513 OUT_BATCH_RELOC(cbpitch, rrb->bo, cbpitch, 0, RADEON_GEM_DOMAIN_VRAM, 0); in ctx_emit_cs()
580 OUT_BATCH_RELOC(t->tile_bits, t->mt->bo, 0, in tex_emit_mm()
584 OUT_BATCH_RELOC(t->tile_bits, t->bo, 0, in tex_emit_mm()
609 OUT_BATCH_RELOC(lvl->faces[j].offset, t->mt->bo, lvl->faces[j].offset, in cube_emit_cs()
Dr200_context.c174 OUT_BATCH_RELOC(0, query->bo, query->curr_offset, 0, RADEON_GEM_DOMAIN_GTT, 0); in r200_emit_query_finish()
Dr200_cmdbuf.c235 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT, 0, 0); in r200EmitVertexAOS()