/external/libopus/silk/float/ |
D | corrMatrix_FLP.c | 43 …const opus_int Order, /* I Max lag for correlatio… in silk_corrVector_FLP() argument 50 … ptr1 = &x[ Order - 1 ]; /* Points to first sample of column 0 of X: X[:,0] */ in silk_corrVector_FLP() 51 for( lag = 0; lag < Order; lag++ ) { in silk_corrVector_FLP() 62 …const opus_int Order, /* I Max lag for correlatio… in silk_corrMatrix_FLP() argument 70 ptr1 = &x[ Order - 1 ]; /* First sample of column 0 of X */ in silk_corrMatrix_FLP() 72 matrix_ptr( XX, 0, 0, Order ) = ( silk_float )energy; in silk_corrMatrix_FLP() 73 for( j = 1; j < Order; j++ ) { in silk_corrMatrix_FLP() 76 matrix_ptr( XX, j, j, Order ) = ( silk_float )energy; in silk_corrMatrix_FLP() 79 ptr2 = &x[ Order - 2 ]; /* First sample of column 1 of X */ in silk_corrMatrix_FLP() 80 for( lag = 1; lag < Order; lag++ ) { in silk_corrMatrix_FLP() [all …]
|
/external/deqp/framework/referencerenderer/ |
D | rrVertexAttrib.cpp | 59 template<typename SrcScalarType, typename DstScalarType, typename Order> 65 dst[Order::T0] = DstScalarType(aligned[0]); in readOrder() 66 if (size >= 2) dst[Order::T1] = DstScalarType(aligned[1]); in readOrder() 67 if (size >= 3) dst[Order::T2] = DstScalarType(aligned[2]); in readOrder() 68 if (size >= 4) dst[Order::T3] = DstScalarType(aligned[3]); in readOrder() 71 template<typename SrcScalarType, typename Order> 79 dst[Order::T0] = float(aligned[0]) / float(range); in readUnormOrder() 80 if (size >= 2) dst[Order::T1] = float(aligned[1]) / float(range); in readUnormOrder() 81 if (size >= 3) dst[Order::T2] = float(aligned[2]) / float(range); in readUnormOrder() 82 if (size >= 4) dst[Order::T3] = float(aligned[3]) / float(range); in readUnormOrder() [all …]
|
/external/cblas/include/ |
D | cblas.h | 416 void cblas_sgemm(const enum CBLAS_ORDER Order, const enum CBLAS_TRANSPOSE TransA, 421 void cblas_ssymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, 426 void cblas_ssyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, 430 void cblas_ssyr2k(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, 435 void cblas_strmm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, 440 void cblas_strsm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, 446 void cblas_dgemm(const enum CBLAS_ORDER Order, const enum CBLAS_TRANSPOSE TransA, 451 void cblas_dsymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, 456 void cblas_dsyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, 460 void cblas_dsyr2k(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, [all …]
|
/external/llvm/lib/CodeGen/ |
D | AllocationOrder.cpp | 37 Order = RegClassInfo.getOrder(MF.getRegInfo().getRegClass(VirtReg)); in AllocationOrder() 38 TRI->getRegAllocationHints(VirtReg, Order, Hints, MF, &VRM, Matrix); in AllocationOrder() 51 assert(std::find(Order.begin(), Order.end(), Hints[I]) != Order.end() && in AllocationOrder()
|
D | AllocationOrder.h | 31 ArrayRef<MCPhysReg> Order; variable 45 ArrayRef<MCPhysReg> getOrder() const { return Order; } in getOrder() 54 Limit = Order.size(); 56 unsigned Reg = Order[Pos++]; 71 return Order[Pos++]; in nextWithDups()
|
/external/llvm/include/llvm/CodeGen/ |
D | SelectionDAGNodes.h | 507 void setIROrder(unsigned Order) { IROrder = Order; } 776 SDNode(unsigned Opc, unsigned Order, DebugLoc dl, SDVTList VTs, 782 NumValues(VTs.NumVTs), IROrder(Order), debugLoc(std::move(dl)) { 798 SDNode(unsigned Opc, unsigned Order, DebugLoc dl, SDVTList VTs) 802 IROrder(Order), debugLoc(std::move(dl)) { 899 SDLoc(const Instruction *I, int Order) : Ptr(I), IROrder(Order) { 900 assert(Order >= 0 && "bad IROrder"); 1001 UnarySDNode(unsigned Opc, unsigned Order, DebugLoc dl, SDVTList VTs, 1003 : SDNode(Opc, Order, dl, VTs) { 1013 BinarySDNode(unsigned Opc, unsigned Order, DebugLoc dl, SDVTList VTs, [all …]
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SDNodeDbgValue.h | 50 unsigned Order; variable 59 : Var(Var), Expr(Expr), Offset(off), DL(dl), Order(O), IsIndirect(indir) { in SDDbgValue() 68 : Var(Var), Expr(Expr), Offset(off), DL(dl), Order(O), IsIndirect(false) { in SDDbgValue() 76 : Var(Var), Expr(Expr), Offset(off), DL(dl), Order(O), IsIndirect(false) { in SDDbgValue() 113 unsigned getOrder() const { return Order; } in getOrder()
|
/external/opencv3/3rdparty/openexr/Imath/ |
D | ImathEuler.h | 151 enum Order enum 220 Euler(Order p); 221 Euler(const Vec3<T> &v, Order o = Default, InputLayout l = IJKLayout); 222 Euler(T i, T j, T k, Order o = Default, InputLayout l = IJKLayout); 223 Euler(const Euler<T> &euler, Order newp); 224 Euler(const Matrix33<T> &, Order o = Default); 225 Euler(const Matrix44<T> &, Order o = Default); 240 static bool legal(Order); 244 Order order() const; 245 void setOrder(Order); [all …]
|
/external/aac/libAACdec/src/ |
D | aacdec_tns.cpp | 176 filter->Order = order = (UCHAR) FDKreadBits(bs, isLongFlag ? 5 : 3); in CTns_Read() 179 if (filter->Order > TNS_MAXIMUM_ORDER){ in CTns_Read() 180 filter->Order = order = TNS_MAXIMUM_ORDER; in CTns_Read() 356 if (filter->Order > 0) in CTns_Apply() 361 pCoeff = &coeff[filter->Order-1]; in CTns_Apply() 365 for (i=0; i < filter->Order; i++) in CTns_Apply() 371 for (i=0; i < filter->Order; i++) in CTns_Apply() 404 filter->Order ); in CTns_Apply()
|
/external/cblas/src/ |
D | cblas_cherk.c | 12 void cblas_cherk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_cherk() argument 40 if( Order == CblasColMajor ) in cblas_cherk() 70 } else if (Order == CblasRowMajor) in cblas_cherk() 101 else cblas_xerbla(1, "cblas_cherk", "Illegal Order setting, %d\n", Order); in cblas_cherk()
|
D | cblas_zherk.c | 12 void cblas_zherk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_zherk() argument 40 if( Order == CblasColMajor ) in cblas_zherk() 70 } else if (Order == CblasRowMajor) in cblas_zherk() 101 else cblas_xerbla(1, "cblas_zherk", "Illegal Order setting, %d\n", Order); in cblas_zherk()
|
D | cblas_csymm.c | 12 void cblas_csymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_csymm() argument 42 if( Order == CblasColMajor ) in cblas_csymm() 71 } else if (Order == CblasRowMajor) in cblas_csymm() 102 else cblas_xerbla(1, "cblas_csymm", "Illegal Order setting, %d\n", Order); in cblas_csymm()
|
D | cblas_csyrk.c | 12 void cblas_csyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_csyrk() argument 40 if( Order == CblasColMajor ) in cblas_csyrk() 72 } else if (Order == CblasRowMajor) in cblas_csyrk() 103 else cblas_xerbla(1, "cblas_csyrk", "Illegal Order setting, %d\n", Order); in cblas_csyrk()
|
D | cblas_zsyrk.c | 12 void cblas_zsyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_zsyrk() argument 40 if( Order == CblasColMajor ) in cblas_zsyrk() 72 } else if (Order == CblasRowMajor) in cblas_zsyrk() 103 else cblas_xerbla(1, "cblas_zsyrk", "Illegal Order setting, %d\n", Order); in cblas_zsyrk()
|
D | cblas_dsymm.c | 12 void cblas_dsymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_dsymm() argument 42 if( Order == CblasColMajor ) in cblas_dsymm() 71 } else if (Order == CblasRowMajor) in cblas_dsymm() 102 else cblas_xerbla(1, "cblas_dsymm","Illegal Order setting, %d\n", Order); in cblas_dsymm()
|
D | cblas_ssymm.c | 12 void cblas_ssymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_ssymm() argument 42 if( Order == CblasColMajor ) in cblas_ssymm() 72 } else if (Order == CblasRowMajor) in cblas_ssymm() 104 "Illegal Order setting, %d\n", Order); in cblas_ssymm()
|
D | cblas_zhemm.c | 12 void cblas_zhemm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_zhemm() argument 42 if( Order == CblasColMajor ) in cblas_zhemm() 71 } else if (Order == CblasRowMajor) in cblas_zhemm() 102 else cblas_xerbla(1, "cblas_zhemm", "Illegal Order setting, %d\n", Order); in cblas_zhemm()
|
D | cblas_dsyrk.c | 12 void cblas_dsyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_dsyrk() argument 40 if( Order == CblasColMajor ) in cblas_dsyrk() 72 } else if (Order == CblasRowMajor) in cblas_dsyrk() 103 else cblas_xerbla(1, "cblas_dsyrk","Illegal Order setting, %d\n", Order); in cblas_dsyrk()
|
D | cblas_zsymm.c | 12 void cblas_zsymm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_zsymm() argument 42 if( Order == CblasColMajor ) in cblas_zsymm() 71 } else if (Order == CblasRowMajor) in cblas_zsymm() 102 else cblas_xerbla(1, "cblas_zsymm", "Illegal Order setting, %d\n", Order); in cblas_zsymm()
|
D | cblas_ssyrk.c | 12 void cblas_ssyrk(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_ssyrk() argument 40 if( Order == CblasColMajor ) in cblas_ssyrk() 73 } else if (Order == CblasRowMajor) in cblas_ssyrk() 105 "Illegal Order setting, %d\n", Order); in cblas_ssyrk()
|
D | cblas_chemm.c | 12 void cblas_chemm(const enum CBLAS_ORDER Order, const enum CBLAS_SIDE Side, in cblas_chemm() argument 42 if( Order == CblasColMajor ) in cblas_chemm() 71 } else if (Order == CblasRowMajor) in cblas_chemm() 102 else cblas_xerbla(1, "cblas_chemm", "Illegal Order setting, %d\n", Order); in cblas_chemm()
|
D | cblas_ssyr2k.c | 12 void cblas_ssyr2k(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_ssyr2k() argument 42 if( Order == CblasColMajor ) in cblas_ssyr2k() 75 } else if (Order == CblasRowMajor) in cblas_ssyr2k() 107 "Illegal Order setting, %d\n", Order); in cblas_ssyr2k()
|
D | cblas_csyr2k.c | 12 void cblas_csyr2k(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_csyr2k() argument 42 if( Order == CblasColMajor ) in cblas_csyr2k() 74 } else if (Order == CblasRowMajor) in cblas_csyr2k() 104 else cblas_xerbla(1, "cblas_csyr2k", "Illegal Order setting, %d\n", Order); in cblas_csyr2k()
|
D | cblas_dsyr2k.c | 12 void cblas_dsyr2k(const enum CBLAS_ORDER Order, const enum CBLAS_UPLO Uplo, in cblas_dsyr2k() argument 42 if( Order == CblasColMajor ) in cblas_dsyr2k() 74 } else if (Order == CblasRowMajor) in cblas_dsyr2k() 105 else cblas_xerbla(1, "cblas_dsyr2k","Illegal Order setting, %d\n", Order); in cblas_dsyr2k()
|
/external/llvm/lib/Transforms/Scalar/ |
D | StructurizeCFG.cpp | 175 RNVector Order; member in __anon73e07c5e0111::StructurizeCFG 314 if (std::find(Order.begin(), Order.end(), *I) != Order.end()) in orderNodes() 327 Order.push_back(*LoopI); in orderNodes() 338 Order.push_back(*I); in orderNodes() 345 std::reverse(Order.begin(), Order.end()); in orderNodes() 494 for (RNVector::reverse_iterator OI = Order.rbegin(), OE = Order.rend(); in collectInfos() 697 BasicBlock *Insert = Order.empty() ? ParentRegion->getExit() : in getNextFlow() 698 Order.back()->getEntry(); in getNextFlow() 729 if (Order.empty() && ExitUseAllowed) { in needPostfix() 782 RegionNode *Node = Order.pop_back_val(); in wireFlow() [all …]
|