| /external/libdrm/tegra/ |
| D | tegra.c | 131 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_CREATE, &args, in drm_tegra_bo_new()
259 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_MMAP, &args, in drm_tegra_bo_map()
308 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_GET_FLAGS, &args, in drm_tegra_bo_get_flags()
332 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_SET_FLAGS, &args, in drm_tegra_bo_set_flags()
353 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_GET_TILING, &args, in drm_tegra_bo_get_tiling()
381 err = drmCommandWriteRead(drm->fd, DRM_TEGRA_GEM_SET_TILING, &args, in drm_tegra_bo_set_tiling()
|
| /external/libdrm/amdgpu/ |
| D | amdgpu_bo.c | 109 r = drmCommandWriteRead(dev->fd, DRM_AMDGPU_GEM_CREATE, in amdgpu_bo_alloc()
142 return drmCommandWriteRead(bo->dev->fd, in amdgpu_bo_set_metadata()
163 r = drmCommandWriteRead(bo->dev->fd, DRM_AMDGPU_GEM_METADATA, in amdgpu_bo_query_info()
177 r = drmCommandWriteRead(bo->dev->fd, DRM_AMDGPU_GEM_OP, in amdgpu_bo_query_info()
452 r = drmCommandWriteRead(bo->dev->fd, DRM_AMDGPU_GEM_MMAP, &args, in amdgpu_bo_cpu_map()
520 r = drmCommandWriteRead(bo->dev->fd, DRM_AMDGPU_GEM_WAIT_IDLE, in amdgpu_bo_wait_for_idle()
553 r = drmCommandWriteRead(dev->fd, DRM_AMDGPU_GEM_USERPTR, in amdgpu_create_bo_from_user_mem()
614 r = drmCommandWriteRead(dev->fd, DRM_AMDGPU_BO_LIST, in amdgpu_bo_list_create()
636 r = drmCommandWriteRead(list->dev->fd, DRM_AMDGPU_BO_LIST, in amdgpu_bo_list_destroy()
680 r = drmCommandWriteRead(handle->dev->fd, DRM_AMDGPU_BO_LIST, in amdgpu_bo_list_update()
[all …]
|
| D | amdgpu_cs.c | 72 r = drmCommandWriteRead(dev->fd, DRM_AMDGPU_CTX, &args, sizeof(args)); in amdgpu_cs_ctx_create()
106 r = drmCommandWriteRead(context->dev->fd, DRM_AMDGPU_CTX, in amdgpu_cs_ctx_free()
126 r = drmCommandWriteRead(context->dev->fd, DRM_AMDGPU_CTX, in amdgpu_cs_query_reset_state()
243 r = drmCommandWriteRead(context->dev->fd, DRM_AMDGPU_CS, in amdgpu_cs_submit_one()
|
| /external/libdrm/radeon/ |
| D | radeon_bo_gem.c | 108 r = drmCommandWriteRead(bom->fd, DRM_RADEON_GEM_CREATE, in bo_open()
172 r = drmCommandWriteRead(boi->bom->fd, in bo_map()
228 ret = drmCommandWriteRead(boi->bom->fd, DRM_RADEON_GEM_BUSY, in bo_is_busy()
245 r = drmCommandWriteRead(boi->bom->fd, in bo_set_tiling()
260 r = drmCommandWriteRead(boi->bom->fd, in bo_get_tiling()
357 r = drmCommandWriteRead(boi->bom->fd, in radeon_gem_set_domain()
|
| D | radeon_cs_gem.c | 448 r = drmCommandWriteRead(cs->csm->fd, DRM_RADEON_CS, in cs_gem_emit()
537 r = drmCommandWriteRead(fd, DRM_RADEON_INFO, &info, in radeon_get_device_id()
|
| /external/libdrm/freedreno/kgsl/ |
| D | kgsl_bo.c | 61 ret = drmCommandWriteRead(bo->dev->fd, DRM_KGSL_GEM_ALLOC, in bo_alloc()
142 ret = drmCommandWriteRead(dev->fd, DRM_KGSL_GEM_CREATE, in kgsl_bo_new_handle()
235 ret = drmCommandWriteRead(bo->dev->fd, DRM_KGSL_GEM_GET_BUFINFO, in kgsl_bo_gpuaddr()
299 ret = drmCommandWriteRead(bo->dev->fd, DRM_KGSL_GEM_GET_BUFINFO, in kgsl_bo_get_timestamp()
|
| /external/libdrm/tests/radeon/ |
| D | rbo.c | 72 r = drmCommandWriteRead(fd, DRM_RADEON_GEM_CREATE, in rbo()
108 r = drmCommandWriteRead(bo->fd, DRM_RADEON_GEM_MMAP, in rbo_map()
167 ret = drmCommandWriteRead(bo->fd, DRM_RADEON_GEM_WAIT_IDLE, in rbo_wait()
|
| /external/mesa3d/src/gallium/winsys/svga/drm/ |
| D | vmw_screen_ioctl.c | 160 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_CREATE_SURFACE, in vmw_ioctl_surface_create()
273 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_ALLOC_DMABUF, &arg, in vmw_ioctl_region_create()
402 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_FENCE_SIGNALED, in vmw_ioctl_fence_signalled()
429 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_FENCE_WAIT, in vmw_ioctl_fence_finish()
451 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_GET_PARAM, in vmw_ioctl_init()
460 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_GET_PARAM, in vmw_ioctl_init()
|
| D | vmw_screen_dri.c | 174 ret = drmCommandWriteRead(vws->ioctl.drm_fd, DRM_VMW_REF_SURFACE, in vmw_drm_surface_from_handle()
|
| /external/libdrm/nouveau/ |
| D | abi16.c | 49 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_CHANNEL_ALLOC, in abi16_chan_nv04()
70 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_CHANNEL_ALLOC, in abi16_chan_nvc0()
96 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_CHANNEL_ALLOC, in abi16_chan_nve0()
162 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_NOTIFIEROBJ_ALLOC, in abi16_ntfy()
358 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_GEM_NEW, in abi16_bo_init()
|
| D | nouveau.c | 92 return drmCommandWriteRead(drm->fd, DRM_NOUVEAU_NVIF, args, argc); in nouveau_object_ioctl()
526 drmCommandWriteRead(fd, DRM_NOUVEAU_GETPARAM, &r, sizeof(r)); in nouveau_getparam()
685 ret = drmCommandWriteRead(drm->fd, DRM_NOUVEAU_GEM_INFO, in nouveau_bo_wrap_locked()
|
| /external/libdrm/libkms/ |
| D | intel.c | 112 ret = drmCommandWriteRead(kms->fd, DRM_I915_GEM_CREATE, &arg, sizeof(arg)); in intel_bo_create()
130 ret = drmCommandWriteRead(kms->fd, DRM_I915_GEM_SET_TILING, &tile, sizeof(tile)); in intel_bo_create()
172 ret = drmCommandWriteRead(bo->base.kms->fd, DRM_I915_GEM_MMAP_GTT, &arg, sizeof(arg)); in intel_bo_map()
|
| D | radeon.c | 121 ret = drmCommandWriteRead(kms->fd, DRM_RADEON_GEM_CREATE, in radeon_bo_create()
170 ret = drmCommandWriteRead(bo->base.kms->fd, DRM_RADEON_GEM_MMAP, in radeon_bo_map()
|
| D | vmwgfx.c | 105 ret = drmCommandWriteRead(bo->base.kms->fd, in vmwgfx_bo_create()
|
| D | nouveau.c | 118 ret = drmCommandWriteRead(kms->fd, DRM_NOUVEAU_GEM_NEW, &arg, sizeof(arg)); in nouveau_bo_create()
|
| D | exynos.c | 97 ret = drmCommandWriteRead(kms->fd, DRM_EXYNOS_GEM_CREATE, &arg, sizeof(arg)); in exynos_bo_create()
|
| /external/libdrm/freedreno/msm/ |
| D | msm_bo.c | 48 ret = drmCommandWriteRead(bo->dev->fd, DRM_MSM_GEM_INFO, in bo_allocate()
116 ret = drmCommandWriteRead(dev->fd, DRM_MSM_GEM_NEW, in msm_bo_new_handle()
|
| D | msm_pipe.c | 98 ret = drmCommandWriteRead(dev->fd, DRM_MSM_GET_PARAM, &req, sizeof(req)); in get_param()
|
| /external/mesa3d/src/gallium/winsys/radeon/drm/ |
| D | radeon_drm_bo.c | 169 while (drmCommandWriteRead(bo->rws->fd, DRM_RADEON_GEM_WAIT_IDLE, in radeon_bo_wait()
194 return drmCommandWriteRead(bo->rws->fd, DRM_RADEON_GEM_BUSY, in radeon_bo_is_busy()
478 if (drmCommandWriteRead(bo->rws->fd, in radeon_bo_map()
557 if (drmCommandWriteRead(rws->fd, DRM_RADEON_GEM_CREATE, in radeon_bomgr_create_bo()
594 r = drmCommandWriteRead(rws->fd, DRM_RADEON_GEM_VA, &va, sizeof(va)); in radeon_bomgr_create_bo()
725 drmCommandWriteRead(bo->rws->fd, in radeon_bo_get_tiling()
799 drmCommandWriteRead(bo->rws->fd, in radeon_bo_set_tiling()
922 r = drmCommandWriteRead(ws->fd, DRM_RADEON_GEM_VA, &va, sizeof(va)); in radeon_winsys_bo_from_handle()
|
| D | radeon_drm_winsys.c | 127 if (drmCommandWriteRead(applier->ws->fd, DRM_RADEON_INFO, in radeon_set_fd_access()
161 retval = drmCommandWriteRead(fd, DRM_RADEON_INFO, &info, sizeof(info)); in radeon_get_drm_value()
249 retval = drmCommandWriteRead(ws->fd, DRM_RADEON_GEM_INFO, in do_winsys_init()
|
| /external/libdrm/omap/ |
| D | omap_drm.c | 143 ret = drmCommandWriteRead(dev->fd, DRM_OMAP_GET_PARAM, &req, sizeof(req)); in omap_get_param()
210 if (drmCommandWriteRead(dev->fd, DRM_OMAP_GEM_NEW, &req, sizeof(req))) { in omap_bo_new_impl()
274 int ret = drmCommandWriteRead(bo->dev->fd, DRM_OMAP_GEM_INFO, in get_buffer_info()
|
| /external/drm_gralloc/ |
| D | gralloc_drm_radeon.c | 340 ret = drmCommandWriteRead(info->fd, DRM_RADEON_INFO, in radeon_init_tile_config()
452 err = drmCommandWriteRead(info->fd, DRM_RADEON_INFO, &kinfo, sizeof(kinfo)); in radeon_probe()
489 err = drmCommandWriteRead(info->fd, DRM_RADEON_GEM_INFO, &mminfo, sizeof(mminfo)); in radeon_probe()
|
| D | gralloc_drm_pipe.c | 378 err = drmCommandWriteRead(pm->fd, DRM_I915_GETPARAM, &gp, sizeof(gp)); in pipe_get_pci_id()
388 err = drmCommandWriteRead(pm->fd, DRM_RADEON_INFO, &info, sizeof(info)); in pipe_get_pci_id()
|
| D | gralloc_drm_intel.c | 446 if (drmCommandWriteRead(info->fd, DRM_I915_GETPARAM, &gp, sizeof(gp))) in gen_init()
452 if (drmCommandWriteRead(info->fd, DRM_I915_GETPARAM, &gp, sizeof(gp))) in gen_init()
|
| /external/mesa3d/src/gallium/targets/egl-static/ |
| D | egl.c | 149 ret = drmCommandWriteRead(fd, DRM_I915_GETPARAM, &gp, sizeof(gp)); in drm_fd_get_pci_id()
164 ret = drmCommandWriteRead(fd, DRM_RADEON_INFO, &info, sizeof(info)); in drm_fd_get_pci_id()
|