/external/mesa3d/src/glsl/ |
D | opt_constant_propagation.cpp | 49 acp_entry(ir_variable *var, unsigned write_mask, ir_constant *constant) in acp_entry() argument 54 this->write_mask = write_mask; in acp_entry() 56 this->initial_values = write_mask; in acp_entry() 62 this->write_mask = src->write_mask; in acp_entry() 69 unsigned write_mask; member in __anon670eca8a0111::acp_entry 79 kill_entry(ir_variable *var, unsigned write_mask) in kill_entry() argument 83 this->write_mask = write_mask; in kill_entry() 87 unsigned write_mask; member in __anon670eca8a0111::kill_entry 113 void kill(ir_variable *ir, unsigned write_mask); 177 if (entry->var == deref->var && entry->write_mask & (1 << channel)) { in handle_rvalue() [all …]
|
D | opt_copy_propagation_elements.cpp | 57 acp_entry(ir_variable *lhs, ir_variable *rhs, int write_mask, int swizzle[4]) in acp_entry() argument 61 this->write_mask = write_mask; in acp_entry() 69 this->write_mask = a->write_mask; in acp_entry() 75 unsigned int write_mask; member in __anon30e854f70111::acp_entry 83 kill_entry(ir_variable *var, int write_mask) in kill_entry() argument 86 this->write_mask = write_mask; in kill_entry() 90 unsigned int write_mask; member in __anon30e854f70111::kill_entry 176 k = new(mem_ctx) kill_entry(var, ir->write_mask); in visit_leave() 252 if (entry->write_mask & (1 << swizzle_chan[c])) { in handle_rvalue() 407 entry->write_mask = entry->write_mask & ~k->write_mask; in kill() [all …]
|
D | opt_dead_code_local.cpp | 54 this->available = ir->write_mask; in assignment_entry() 180 ir->write_mask); in process_assignment() 188 int remove = entry->available & ir->write_mask; in process_assignment() 192 entry->ir->write_mask, in process_assignment() 193 remove, entry->ir->write_mask & ~remove); in process_assignment() 204 entry->ir->write_mask &= ~remove; in process_assignment() 206 if (entry->ir->write_mask == 0) { in process_assignment() 220 if ((entry->ir->write_mask | remove) & (1 << i)) { in process_assignment()
|
D | lower_vector.cpp | 147 unsigned write_mask; in handle_rvalue() local 160 write_mask = 0; in handle_rvalue() 175 write_mask |= (1U << i); in handle_rvalue() 179 assert((write_mask == 0) == (assigned == 0)); in handle_rvalue() 190 new(mem_ctx) ir_assignment(lhs, c, NULL, write_mask); in handle_rvalue()
|
D | ir.cpp | 87 unsigned write_mask = 0; in set_lhs() local 101 write_mask |= (((this->write_mask >> i) & 1) << c); in set_lhs() 105 this->write_mask = write_mask; in set_lhs() 119 if (write_mask & (1 << i)) in set_lhs() 144 if (mask != this->write_mask) in whole_variable_written() 155 ir_rvalue *condition, unsigned write_mask) in ir_assignment() argument 161 this->write_mask = write_mask; in ir_assignment() 166 if (write_mask & (1 << i)) in ir_assignment() 189 this->write_mask = (1U << rhs->type->vector_elements) - 1; in ir_assignment() 191 this->write_mask = 1; in ir_assignment() [all …]
|
D | lower_variable_index_to_cond_assign.cpp | 190 unsigned int write_mask; member 218 ? new(mem_ctx) ir_assignment(element, variable, condition, write_mask) in generate() 446 ag.write_mask = orig_assign->write_mask; in convert_dereference_array()
|
D | ast_function.cpp | 828 const unsigned write_mask = ((1U << rhs_components) - 1) in emit_inline_vector_constructor() local 839 new(ctx) ir_assignment(lhs, rhs, NULL, write_mask); in emit_inline_vector_constructor() 888 const unsigned write_mask = ((1U << count) - 1) << row_base; in assign_to_matrix_column() local 890 return new(mem_ctx) ir_assignment(column_ref, src, NULL, write_mask); in assign_to_matrix_column() 1068 const unsigned write_mask = (1U << last_row) - 1; in emit_inline_matrix_constructor() local 1092 new(ctx) ir_assignment(lhs, rhs, NULL, write_mask); in emit_inline_matrix_constructor()
|
D | lower_mat_op_to_vec.cpp | 364 assert(column_assign->write_mask != 0); in visit_leave() 387 assert(column_assign->write_mask != 0); in visit_leave()
|
D | ir_validate.cpp | 541 if (ir->write_mask == 0) { in visit_enter() 550 if (ir->write_mask & (1 << i)) in visit_enter()
|
D | ir.h | 819 unsigned write_mask); 890 unsigned write_mask:4; variable
|
D | ir_clone.cpp | 278 this->write_mask); in clone()
|
D | ir_print_visitor.cpp | 355 if ((ir->write_mask & (1 << i)) != 0) { in visit()
|
D | ir_constant_expression.cpp | 1222 store->copy_masked_offset(value, offset, asg->write_mask); in constant_expression_evaluate_expression_list()
|
/external/mesa3d/src/gallium/drivers/i915/ |
D | i915_fpc_optimize.c | 75 unsigned write_mask) in is_unswizzled() argument 77 if ( write_mask & TGSI_WRITEMASK_X && r->Register.SwizzleX != TGSI_SWIZZLE_X) in is_unswizzled() 79 if ( write_mask & TGSI_WRITEMASK_Y && r->Register.SwizzleY != TGSI_SWIZZLE_Y) in is_unswizzled() 81 if ( write_mask & TGSI_WRITEMASK_Z && r->Register.SwizzleZ != TGSI_SWIZZLE_Z) in is_unswizzled() 83 if ( write_mask & TGSI_WRITEMASK_W && r->Register.SwizzleW != TGSI_SWIZZLE_W) in is_unswizzled() 124 unsigned write_mask, in set_neutral_element_swizzle() argument 127 if ( write_mask & TGSI_WRITEMASK_X ) in set_neutral_element_swizzle() 132 if ( write_mask & TGSI_WRITEMASK_Y ) in set_neutral_element_swizzle() 137 if ( write_mask & TGSI_WRITEMASK_Z ) in set_neutral_element_swizzle() 142 if ( write_mask & TGSI_WRITEMASK_W ) in set_neutral_element_swizzle()
|
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
D | tgsi_util.c | 176 unsigned write_mask = inst->Dst[0].Register.WriteMask; in tgsi_util_get_inst_usage_mask() local 221 read_mask = write_mask; in tgsi_util_get_inst_usage_mask() 231 read_mask = write_mask & TGSI_WRITEMASK_XY ? TGSI_WRITEMASK_X : 0; in tgsi_util_get_inst_usage_mask() 236 read_mask = write_mask & TGSI_WRITEMASK_XYZ ? TGSI_WRITEMASK_X : 0; in tgsi_util_get_inst_usage_mask()
|
/external/mesa3d/src/mesa/drivers/dri/i965/ |
D | brw_fs_vector_splitting.cpp | 182 is_power_of_two(ir->write_mask) && in visit_enter() 275 if (!(ir->write_mask & (1 << i))) in visit_leave() 305 switch (ir->write_mask) { in visit_leave() 324 ir->write_mask = (1 << 0); in visit_leave()
|
D | brw_fs_channel_expressions.cpp | 126 assert(ir->write_mask == (1 << ir->lhs->type->components()) - 1); in assign()
|
D | brw_fs_visitor.cpp | 684 ir->write_mask == (1 << ir->lhs->type->vector_elements) - 1))) in try_rewrite_rhs_to_dst() 736 if (ir->write_mask & (1 << i)) { in visit()
|
/external/mesa3d/src/gallium/drivers/svga/svgadump/ |
D | svga_shader_dump.c | 401 if (dstreg.write_mask != SVGA3DWRITEMASK_ALL) { in dump_dstreg() 403 if (dstreg.write_mask & SVGA3DWRITEMASK_0) in dump_dstreg() 405 if (dstreg.write_mask & SVGA3DWRITEMASK_1) in dump_dstreg() 407 if (dstreg.write_mask & SVGA3DWRITEMASK_2) in dump_dstreg() 409 if (dstreg.write_mask & SVGA3DWRITEMASK_3) in dump_dstreg()
|
D | svga_shader.h | 134 unsigned write_mask:4; member
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | r600_shader.h | 37 unsigned write_mask; member
|
D | r600_shader.c | 828 ctx->shader->output[i].write_mask = d->Declaration.UsageMask; in tgsi_declaration() 2550 unsigned write_mask = inst->Dst[0].Register.WriteMask; in tgsi_divmod() local 2602 if (!(write_mask & (1<<i))) in tgsi_divmod() 3415 unsigned write_mask = inst->Dst[0].Register.WriteMask; in tgsi_f2i() local 3416 int last_inst = tgsi_last_instruction(write_mask); in tgsi_f2i() 3419 if (!(write_mask & (1<<i))) in tgsi_f2i() 3438 if (!(write_mask & (1<<i))) in tgsi_f2i() 3464 unsigned write_mask = inst->Dst[0].Register.WriteMask; in tgsi_iabs() local 3465 int last_inst = tgsi_last_instruction(write_mask); in tgsi_iabs() 3469 if (!(write_mask & (1<<i))) in tgsi_iabs() [all …]
|
/external/mesa3d/src/mesa/program/ |
D | ir_to_mesa.cpp | 1785 if (ir->write_mask == 0) { in visit() 1799 l.writemask = ir->write_mask; in visit()
|
/external/autotest/client/site_tests/graphics_dEQP/expectations/haswell/ |
D | dEQP-GLES2.functional.Fail.bz2 |
|
/external/autotest/client/site_tests/graphics_dEQP/expectations/broadwell/ |
D | dEQP-GLES2.functional.Fail.bz2 | 1dEQP-GLES2.functional.clipping.line.wide_line_clip_viewport_center
2dEQP-GLES2.functional. ... |