/external/llvm/lib/Target/Hexagon/ |
D | HexagonMachineScheduler.h | 47 const TargetSchedModel *SchedModel; variable 135 const TargetSchedModel *SchedModel; member 192 const TargetSchedModel *SchedModel; variable
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64StorePairSuppress.cpp | 33 TargetSchedModel SchedModel; member in __anonc3b9fc0c0111::AArch64StorePairSuppress
|
D | AArch64ConditionalCompares.cpp | 726 MCSchedModel SchedModel; member in __anonc79057fc0211::AArch64ConditionalCompares
|
/external/llvm/include/llvm/CodeGen/ |
D | TargetSchedule.h | 35 MCSchedModel SchedModel; variable
|
D | ScheduleDAGInstrs.h | 95 TargetSchedModel SchedModel; variable
|
D | MachineTraceMetrics.h | 73 TargetSchedModel SchedModel; variable
|
D | MachineScheduler.h | 573 const TargetSchedModel *SchedModel; variable 836 const TargetSchedModel *SchedModel; variable
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.h | 130 bool hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
|
/external/llvm/lib/MC/ |
D | MCSubtargetInfo.cpp | 103 const MCSchedModel SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
|
/external/llvm/include/llvm/Target/ |
D | TargetSubtargetInfo.h | 110 const TargetSchedModel *SchedModel) const { in resolveSchedClass()
|
D | TargetInstrInfo.h | 1204 bool hasHighOperandLatency(const TargetSchedModel &SchedModel, in hasHighOperandLatency()
|
/external/llvm/lib/CodeGen/ |
D | MachineCombiner.cpp | 42 MCSchedModel SchedModel; member in __anon5577d01f0111::MachineCombiner
|
D | TargetInstrInfo.cpp | 1030 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel &SchedModel, in defaultDefLatency() 1057 bool TargetInstrInfo::hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
|
D | EarlyIfConversion.cpp | 592 MCSchedModel SchedModel; member in __anon59a8a6ed0211::EarlyIfConverter
|
D | MachineTraceMetrics.cpp | 866 const TargetSchedModel &SchedModel, in updatePhysDepsUpwards() 927 const TargetSchedModel &SchedModel, in pushDepHeight()
|
D | MachineLICM.cpp | 77 TargetSchedModel SchedModel; member in __anon89c0fe350111::MachineLICM
|
D | MachineScheduler.cpp | 1692 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init() 2204 const TargetSchedModel *SchedModel) { in initResourceDelta()
|
D | IfConversion.cpp | 159 TargetSchedModel SchedModel; member in __anon72ccd3d00111::IfConverter
|
/external/llvm/lib/Target/ARM/ |
D | ARMSubtarget.h | 247 MCSchedModel SchedModel; variable
|
D | ARMBaseInstrInfo.cpp | 4036 hasHighOperandLatency(const TargetSchedModel &SchedModel, in hasHighOperandLatency() 4057 hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
|
/external/llvm/lib/Target/X86/ |
D | X86InstrInfo.cpp | 6984 hasHighOperandLatency(const TargetSchedModel &SchedModel, in hasHighOperandLatency()
|